summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2015-07-09 17:03:27 -0700
committerLeroy P Leahy <leroy.p.leahy@intel.com>2015-07-10 02:11:47 +0200
commit72dd90946fd472d4aebcad2952b463b868e662f2 (patch)
tree657f24542c8123cded77a706b8cc3715196e1d3e
parent9a8e4f9f94b4ca6a3ba86394945b3fbb6e628eb4 (diff)
downloadcoreboot-72dd90946fd472d4aebcad2952b463b868e662f2.tar.gz
coreboot-72dd90946fd472d4aebcad2952b463b868e662f2.tar.bz2
coreboot-72dd90946fd472d4aebcad2952b463b868e662f2.zip
Braswell: Move the microcode into a subdirectory
Include the microcode files from the microcode subdirectory. BRANCH=none BUG=None TEST=Build and run on cyan. Change-Id: I4c8bf64d221d9ead18f1b7d6e1f01f61d88c9b25 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/10873 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
-rw-r--r--src/soc/intel/braswell/microcode/microcode_blob.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/microcode/microcode_blob.c b/src/soc/intel/braswell/microcode/microcode_blob.c
index bcadcfe10492..e0aeaffd613e 100644
--- a/src/soc/intel/braswell/microcode/microcode_blob.c
+++ b/src/soc/intel/braswell/microcode/microcode_blob.c
@@ -18,5 +18,5 @@
*/
unsigned microcode[] = {
-#include <microcode_blob.h>
+#include <microcode/microcode_blob.h>
};