summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-02-18 20:56:25 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-02-21 16:02:41 +0000
commitaade40c3f6b9dc40510932baceeb4374fd6c6ee6 (patch)
tree0f53190530b845264d201fb58dd8056a60cf86d5
parentb4389598cf7db5ab8ffb733f121688e03e2def1d (diff)
downloadcoreboot-aade40c3f6b9dc40510932baceeb4374fd6c6ee6.tar.gz
coreboot-aade40c3f6b9dc40510932baceeb4374fd6c6ee6.tar.bz2
coreboot-aade40c3f6b9dc40510932baceeb4374fd6c6ee6.zip
mb/amd/chausie/chromeos.fmd: resize EC size in FMAP to 4kByte
Only the info about the location of the EC firmware will be stored right at the beginning of the flash, so the size can be reduced to 4kByte which is the erase block size of the flash. The CHAUSIE_MCHP_SIG_FILE file itself is smaller than this. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Icde5f7071183cd8423fc022caf49e2c9ee288527 Reviewed-on: https://review.coreboot.org/c/coreboot/+/62189 Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/mainboard/amd/chausie/chromeos.fmd2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/amd/chausie/chromeos.fmd b/src/mainboard/amd/chausie/chromeos.fmd
index c410df1e0884..e913e398bf3b 100644
--- a/src/mainboard/amd/chausie/chromeos.fmd
+++ b/src/mainboard/amd/chausie/chromeos.fmd
@@ -1,6 +1,6 @@
FLASH@0xFF000000 16M {
SI_BIOS {
- EC 128K
+ EC 4K
RW_MRC_CACHE(PRESERVE) 96K
RW_SECTION_A 3M {
VBLOCK_A 8K