summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorTimothy Pearson <tpearson@raptorengineeringinc.com>2015-09-05 19:30:38 -0500
committerPatrick Georgi <pgeorgi@google.com>2015-10-26 07:32:58 +0100
commit7a5413a81c2fecc443999b006d641cd903327346 (patch)
tree864d579584c15bacc3c31adb8a4d1ddc758b6c69
parent850e7d48845ed78bc50f9d0d8caae8132d2ba38d (diff)
downloadcoreboot-7a5413a81c2fecc443999b006d641cd903327346.tar.gz
coreboot-7a5413a81c2fecc443999b006d641cd903327346.tar.bz2
coreboot-7a5413a81c2fecc443999b006d641cd903327346.zip
southbridge/amd/sr5650: Add AMD Family 15h CPU support
Change-Id: I88203907270db1a268bd377151f15c24fca1efdc Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/11964 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
-rw-r--r--src/southbridge/amd/sr5650/early_setup.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/southbridge/amd/sr5650/early_setup.c b/src/southbridge/amd/sr5650/early_setup.c
index 664f60af10cd..62b0dab930e0 100644
--- a/src/southbridge/amd/sr5650/early_setup.c
+++ b/src/southbridge/amd/sr5650/early_setup.c
@@ -94,6 +94,8 @@ static void get_cpu_rev(void)
printk(BIOS_INFO, "CPU Rev is K8_G1.\n");
else if (eax <= 0x100fa0)
printk(BIOS_INFO, "CPU Rev is Fam 10.\n");
+ else if (eax <= 0x600f20)
+ printk(BIOS_INFO, "CPU Rev is Fam 15.\n");
else
printk(BIOS_INFO, "CPU Rev is not recognized.\n");
}