summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorRon Minnich <rminnich@gmail.com>2012-04-12 04:26:22 -0700
committerPeter Stuge <peter@stuge.se>2012-04-16 01:12:58 +0200
commit90655c83d03f51105ab561928224a1b50cebe829 (patch)
treeacf7f73dccef5328d0601c818128a167e8459e29
parenta4fa81470aac300d5f91ae7b84b73b1773346ea4 (diff)
downloadcoreboot-90655c83d03f51105ab561928224a1b50cebe829.tar.gz
coreboot-90655c83d03f51105ab561928224a1b50cebe829.tar.bz2
coreboot-90655c83d03f51105ab561928224a1b50cebe829.zip
Add the memory reference code binary for sandybridge chipsets
This binary is required for anyone who wishes to build a sandybridge mainboard. Change-Id: I779ef5e2b77166b81cb05eada37291368e74fbb6 Signed-off-by: Ron Minnich <rminnich@gmail.com> Reviewed-on: http://review.coreboot.org/897 Tested-by: build bot (Jenkins) Reviewed-by: Peter Stuge <peter@stuge.se>
-rw-r--r--3rdparty/northbridge/intel/sandybridge/mrc.binbin0 -> 102932 bytes
1 files changed, 0 insertions, 0 deletions
diff --git a/3rdparty/northbridge/intel/sandybridge/mrc.bin b/3rdparty/northbridge/intel/sandybridge/mrc.bin
new file mode 100644
index 000000000000..eec64edbaf70
--- /dev/null
+++ b/3rdparty/northbridge/intel/sandybridge/mrc.bin
Binary files differ