diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2019-07-11 08:14:07 +0300 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2019-07-13 17:58:01 +0000 |
| commit | 7fbed223c73aa65d57e881c8450a38855291f5e4 (patch) | |
| tree | af6700812f31a425258bc7e76a9bd44b4a0d7f89 | |
| parent | 3b50c05bb203dc8f302881be38c7566917b34e0e (diff) | |
| download | coreboot-7fbed223c73aa65d57e881c8450a38855291f5e4.tar.gz coreboot-7fbed223c73aa65d57e881c8450a38855291f5e4.tar.bz2 coreboot-7fbed223c73aa65d57e881c8450a38855291f5e4.zip | |
intel/i945: Fix udelay() prototypes
Change-Id: Ia157c6417bdd9c4ffbdf07683c51d0680e9356c9
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34228
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
| -rw-r--r-- | src/mainboard/getac/p470/romstage.c | 1 | ||||
| -rw-r--r-- | src/mainboard/kontron/986lcd-m/romstage.c | 1 | ||||
| -rw-r--r-- | src/mainboard/lenovo/t60/romstage.c | 1 | ||||
| -rw-r--r-- | src/mainboard/lenovo/x60/romstage.c | 1 | ||||
| -rw-r--r-- | src/mainboard/lenovo/z61t/romstage.c | 1 | ||||
| -rw-r--r-- | src/mainboard/roda/rk886ex/romstage.c | 1 | ||||
| -rw-r--r-- | src/northbridge/intel/i945/raminit.c | 1 | ||||
| -rw-r--r-- | src/northbridge/intel/i945/raminit.h | 1 |
8 files changed, 7 insertions, 1 deletions
diff --git a/src/mainboard/getac/p470/romstage.c b/src/mainboard/getac/p470/romstage.c index aaa3422c02af..d14b1c8719bc 100644 --- a/src/mainboard/getac/p470/romstage.c +++ b/src/mainboard/getac/p470/romstage.c @@ -17,6 +17,7 @@ #include <stdint.h> #include <arch/io.h> #include <cf9_reset.h> +#include <delay.h> #include <device/pnp_ops.h> #include <device/pci_ops.h> #include <device/pci_def.h> diff --git a/src/mainboard/kontron/986lcd-m/romstage.c b/src/mainboard/kontron/986lcd-m/romstage.c index 85a82c5acbd8..b51e4b44d04f 100644 --- a/src/mainboard/kontron/986lcd-m/romstage.c +++ b/src/mainboard/kontron/986lcd-m/romstage.c @@ -17,6 +17,7 @@ #include <stdint.h> #include <cf9_reset.h> +#include <delay.h> #include <console/console.h> #include <cpu/intel/romstage.h> #include <cpu/x86/bist.h> diff --git a/src/mainboard/lenovo/t60/romstage.c b/src/mainboard/lenovo/t60/romstage.c index 820cd5265e9f..cfe2d237db91 100644 --- a/src/mainboard/lenovo/t60/romstage.c +++ b/src/mainboard/lenovo/t60/romstage.c @@ -19,6 +19,7 @@ #include <stdint.h> #include <cf9_reset.h> +#include <delay.h> #include <device/pnp_ops.h> #include <device/pci_ops.h> #include <device/pci_def.h> diff --git a/src/mainboard/lenovo/x60/romstage.c b/src/mainboard/lenovo/x60/romstage.c index b66ef6687175..fc0c678b7790 100644 --- a/src/mainboard/lenovo/x60/romstage.c +++ b/src/mainboard/lenovo/x60/romstage.c @@ -19,6 +19,7 @@ #include <stdint.h> #include <cf9_reset.h> +#include <delay.h> #include <device/pnp_ops.h> #include <device/pci_ops.h> #include <device/pci_def.h> diff --git a/src/mainboard/lenovo/z61t/romstage.c b/src/mainboard/lenovo/z61t/romstage.c index 716be16dada6..c31301e4d18d 100644 --- a/src/mainboard/lenovo/z61t/romstage.c +++ b/src/mainboard/lenovo/z61t/romstage.c @@ -19,6 +19,7 @@ #include <stdint.h> #include <cf9_reset.h> +#include <delay.h> #include <device/pnp_ops.h> #include <device/pci_ops.h> #include <device/pci_def.h> diff --git a/src/mainboard/roda/rk886ex/romstage.c b/src/mainboard/roda/rk886ex/romstage.c index 2bdad276c1d2..efd739c52e86 100644 --- a/src/mainboard/roda/rk886ex/romstage.c +++ b/src/mainboard/roda/rk886ex/romstage.c @@ -19,6 +19,7 @@ #include <stdint.h> #include <arch/io.h> #include <cf9_reset.h> +#include <delay.h> #include <device/pnp_ops.h> #include <device/pci_ops.h> #include <device/pci_def.h> diff --git a/src/northbridge/intel/i945/raminit.c b/src/northbridge/intel/i945/raminit.c index 281e7b267992..c42c34cf397a 100644 --- a/src/northbridge/intel/i945/raminit.c +++ b/src/northbridge/intel/i945/raminit.c @@ -16,6 +16,7 @@ #include <console/console.h> #include <cpu/x86/cache.h> +#include <delay.h> #include <device/pci_def.h> #include <device/pci_ops.h> #include <cf9_reset.h> diff --git a/src/northbridge/intel/i945/raminit.h b/src/northbridge/intel/i945/raminit.h index e9e66d13e14b..d417169c623f 100644 --- a/src/northbridge/intel/i945/raminit.h +++ b/src/northbridge/intel/i945/raminit.h @@ -68,5 +68,4 @@ struct sys_info { void receive_enable_adjust(struct sys_info *sysinfo); void sdram_initialize(int boot_path, const u8 *sdram_addresses); int fixup_i945_errata(void); -void udelay(u32 us); #endif /* RAMINIT_H */ |