summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-08-03 21:03:12 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-08-04 22:50:00 +0000
commit9a7670f1a30307ab226294cb95a81da3bf94e0ee (patch)
tree9b2c5a43a6453ad4887548f38d597bdda3f8369c
parent5ec1c14058532ec8bc9cc1ac1f9311696897229e (diff)
downloadcoreboot-9a7670f1a30307ab226294cb95a81da3bf94e0ee.tar.gz
coreboot-9a7670f1a30307ab226294cb95a81da3bf94e0ee.tar.bz2
coreboot-9a7670f1a30307ab226294cb95a81da3bf94e0ee.zip
soc/amd/cezanne/cppc: reduce visibility of cpu_init_cppc_config
This function is only called from the same compilation unit, so turn it into a static function. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I5c2deaa46f69c763df9612e39415b37c60d631be Reviewed-on: https://review.coreboot.org/c/coreboot/+/66398 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
-rw-r--r--src/soc/amd/cezanne/cppc.c2
-rw-r--r--src/soc/amd/cezanne/include/soc/cppc.h1
2 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/amd/cezanne/cppc.c b/src/soc/amd/cezanne/cppc.c
index 1afa26f3e1e..b2553410e33 100644
--- a/src/soc/amd/cezanne/cppc.c
+++ b/src/soc/amd/cezanne/cppc.c
@@ -11,7 +11,7 @@
* For now this function 'punts' on version 3 and just
* populates the additional fields with 'unsupported'.
*/
-void cpu_init_cppc_config(struct cppc_config *config, u32 version)
+static void cpu_init_cppc_config(struct cppc_config *config, u32 version)
{
config->version = version;
diff --git a/src/soc/amd/cezanne/include/soc/cppc.h b/src/soc/amd/cezanne/include/soc/cppc.h
index 41f668775ce..7961f60794b 100644
--- a/src/soc/amd/cezanne/include/soc/cppc.h
+++ b/src/soc/amd/cezanne/include/soc/cppc.h
@@ -7,7 +7,6 @@
#include <acpi/acpigen.h>
struct cppc_config;
-void cpu_init_cppc_config(struct cppc_config *config, u32 version);
void generate_cppc_entries(unsigned int core_id);
#endif /* AMD_CEZANNE_CPPC_H */