diff options
| author | EricKY Cheng <ericky_cheng@compal.corp-partner.google.com> | 2022-10-07 16:47:22 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-10-13 17:06:20 +0000 |
| commit | a261502de5cef79e676c69824212950d27332081 (patch) | |
| tree | 306cca96f9a5d12941cabdc2dcdfaaf9dee537ef /spd | |
| parent | b9dd2561f81f2fcefcf756a68c14cdf5cbad2317 (diff) | |
| download | coreboot-a261502de5cef79e676c69824212950d27332081.tar.gz coreboot-a261502de5cef79e676c69824212950d27332081.tar.bz2 coreboot-a261502de5cef79e676c69824212950d27332081.zip | |
spd/lp5: Add new memory configuration of H58G66BK7BX067 and H58G56BK7BX068
Add Hynix H58G66BK7BX067 and H58G56BK7BX068 in the
memory_parts.json and re-generate the SPD.
BUG=b:243337816
BRANCH=None
TEST=util/spd_tools/bin/spd_gen spd/lp5/memory_parts.json lp5
Signed-off-by: EricKY Cheng <ericky_cheng@compal.corp-partner.google.com>
Change-Id: I8d6aac3ecec36b126e7e41d6c9475695aa7a26b2
Reviewed-on: https://review.coreboot.org/c/coreboot/+/68212
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jon Murphy <jpmurphy@google.com>
Diffstat (limited to 'spd')
| -rw-r--r-- | spd/lp5/memory_parts.json | 22 | ||||
| -rw-r--r-- | spd/lp5/set-0/parts_spd_manifest.generated.txt | 2 | ||||
| -rw-r--r-- | spd/lp5/set-1/parts_spd_manifest.generated.txt | 2 | ||||
| -rw-r--r-- | spd/lp5/set-1/spd-7.hex | 2 | ||||
| -rw-r--r-- | spd/lp5/set-1/spd-8.hex | 2 |
5 files changed, 28 insertions, 2 deletions
diff --git a/spd/lp5/memory_parts.json b/spd/lp5/memory_parts.json index 9f527c30d282..eed802741ff2 100644 --- a/spd/lp5/memory_parts.json +++ b/spd/lp5/memory_parts.json @@ -153,6 +153,28 @@ "speedMbps": 7500, "lp5x": true } + }, + { + "name": "H58G66BK7BX067", + "attribs": { + "densityPerDieGb": 16, + "diesPerPackage": 4, + "bitWidthPerChannel": 16, + "ranksPerChannel": 2, + "speedMbps": 7500, + "lp5x": true + } + }, + { + "name": "H58G56BK7BX068", + "attribs": { + "densityPerDieGb": 16, + "diesPerPackage": 2, + "bitWidthPerChannel": 16, + "ranksPerChannel": 1, + "speedMbps": 7500, + "lp5x": true + } } ] } diff --git a/spd/lp5/set-0/parts_spd_manifest.generated.txt b/spd/lp5/set-0/parts_spd_manifest.generated.txt index 8ddb7334f4f4..248c9131bfb8 100644 --- a/spd/lp5/set-0/parts_spd_manifest.generated.txt +++ b/spd/lp5/set-0/parts_spd_manifest.generated.txt @@ -16,3 +16,5 @@ MT62F1G32D2DS-026 WT:B,spd-7.hex MT62F2G32D4DS-026 WT:B,spd-8.hex K3KL8L80CM-MGCT,spd-7.hex K3KL9L90CM-MGCT,spd-8.hex +H58G66BK7BX067,spd-8.hex +H58G56BK7BX068,spd-7.hex diff --git a/spd/lp5/set-1/parts_spd_manifest.generated.txt b/spd/lp5/set-1/parts_spd_manifest.generated.txt index 8ddb7334f4f4..248c9131bfb8 100644 --- a/spd/lp5/set-1/parts_spd_manifest.generated.txt +++ b/spd/lp5/set-1/parts_spd_manifest.generated.txt @@ -16,3 +16,5 @@ MT62F1G32D2DS-026 WT:B,spd-7.hex MT62F2G32D4DS-026 WT:B,spd-8.hex K3KL8L80CM-MGCT,spd-7.hex K3KL9L90CM-MGCT,spd-8.hex +H58G66BK7BX067,spd-8.hex +H58G56BK7BX068,spd-7.hex diff --git a/spd/lp5/set-1/spd-7.hex b/spd/lp5/set-1/spd-7.hex index a38dbbd4e96e..8b18d495d6da 100644 --- a/spd/lp5/set-1/spd-7.hex +++ b/spd/lp5/set-1/spd-7.hex @@ -1,4 +1,4 @@ -23 11 13 0E 86 21 95 18 00 40 00 00 02 02 00 00 +23 11 15 0E 86 21 95 18 00 40 00 00 02 02 00 00 00 00 03 00 00 00 00 00 2B 00 90 A8 90 C0 08 60 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 diff --git a/spd/lp5/set-1/spd-8.hex b/spd/lp5/set-1/spd-8.hex index e08c69559d1a..0602fefe62be 100644 --- a/spd/lp5/set-1/spd-8.hex +++ b/spd/lp5/set-1/spd-8.hex @@ -1,4 +1,4 @@ -23 11 13 0E 86 21 B5 18 00 40 00 00 0A 02 00 00 +23 11 15 0E 86 21 B5 18 00 40 00 00 0A 02 00 00 00 00 03 00 00 00 00 00 2B 00 90 A8 90 C0 08 60 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |