summaryrefslogtreecommitdiffstats
path: root/src/cpu/qemu-power8
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-05-02 16:51:39 +0200
committerPatrick Rudolph <siro@das-labor.org>2020-05-12 06:45:59 +0000
commitc36cd07f9eb6cf3858b0ddc187e22cfd32b600c7 (patch)
tree10add2e0987826f6fd30f4c43eb07a2f5b1b139a /src/cpu/qemu-power8
parent2b6bb79fe46b020ad4568da90c8c4d819ea2885b (diff)
downloadcoreboot-c36cd07f9eb6cf3858b0ddc187e22cfd32b600c7.tar.gz
coreboot-c36cd07f9eb6cf3858b0ddc187e22cfd32b600c7.tar.bz2
coreboot-c36cd07f9eb6cf3858b0ddc187e22cfd32b600c7.zip
nb/intel/sandybridge: Reorder IOSAV writes
We only write to the IOSAV LFSR registers twice, but we do so between the writes to the other four IOSAV per-subsequence registers. Since we know that the IOSAV is sleeping when we program the subsequences, we might as well do the two oddball LFSR register writes after we have programmed the always-written-to group of four registers. That way, subsequent changes can reproducibly replace the four writes with a single macro. Tested on Asus P8Z77-V LX2, still boots. Change-Id: If7bb14a9862a53a3eba565d17401347dcc9ffbe9 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40973 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/qemu-power8')
0 files changed, 0 insertions, 0 deletions