summaryrefslogtreecommitdiffstats
path: root/src/cpu/x86/mtrr/earlymtrr.c
diff options
context:
space:
mode:
authorPatrick Georgi <patrick.georgi@coresystems.de>2010-02-11 21:51:04 +0000
committerPatrick Georgi <patrick.georgi@coresystems.de>2010-02-11 21:51:04 +0000
commit535e3b4baa6edc43fb4f7d9ad77854b9eef4c76b (patch)
tree0cf4837e4a6b48d7913a1d2819f313070c30a352 /src/cpu/x86/mtrr/earlymtrr.c
parent97fc40b6b1356102190e8f0e700707497e156f11 (diff)
downloadcoreboot-535e3b4baa6edc43fb4f7d9ad77854b9eef4c76b.tar.gz
coreboot-535e3b4baa6edc43fb4f7d9ad77854b9eef4c76b.tar.bz2
coreboot-535e3b4baa6edc43fb4f7d9ad77854b9eef4c76b.zip
Adapt all uses of CONFIG_XIP_ROM_BASE to use
AUTO_XIP_ROM_BASE (as implemented for tinybootblock) if available. Signed-off-by: Patrick Georgi <patrick.georgi@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5118 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/x86/mtrr/earlymtrr.c')
-rw-r--r--src/cpu/x86/mtrr/earlymtrr.c7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/cpu/x86/mtrr/earlymtrr.c b/src/cpu/x86/mtrr/earlymtrr.c
index ff375219573e..3c8d5f5ecaaa 100644
--- a/src/cpu/x86/mtrr/earlymtrr.c
+++ b/src/cpu/x86/mtrr/earlymtrr.c
@@ -100,10 +100,15 @@ static void do_early_mtrr_init(const unsigned long *mtrr_msrs)
}
#if defined(CONFIG_XIP_ROM_SIZE)
+#if defined(CONFIG_TINY_BOOTBLOCK) && CONFIG_TINY_BOOTBLOCK
+#define REAL_XIP_ROM_BASE AUTO_XIP_ROM_BASE
+#else
+#define REAL_XIP_ROM_BASE CONFIG_XIP_ROM_BASE
+#endif
/* enable write through caching so we can do execute in place
* on the flash rom.
*/
- set_var_mtrr(1, CONFIG_XIP_ROM_BASE, CONFIG_XIP_ROM_SIZE, MTRR_TYPE_WRBACK);
+ set_var_mtrr(1, REAL_XIP_ROM_BASE, CONFIG_XIP_ROM_SIZE, MTRR_TYPE_WRBACK);
#endif
/* Set the default memory type and enable fixed and variable MTRRs