summaryrefslogtreecommitdiffstats
path: root/src/include/device/dram
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2016-02-06 13:23:31 +0100
committerPatrick Georgi <pgeorgi@google.com>2016-03-05 15:35:14 +0100
commit98b5f907ac6317a0e4fc11f429b7cfa858550964 (patch)
treeb868a31f741c7443125ec60b3eb67a3b745e4573 /src/include/device/dram
parent8e7928a6fe05a295ca412cb6a6df509de7b73f13 (diff)
downloadcoreboot-98b5f907ac6317a0e4fc11f429b7cfa858550964.tar.gz
coreboot-98b5f907ac6317a0e4fc11f429b7cfa858550964.tar.bz2
coreboot-98b5f907ac6317a0e4fc11f429b7cfa858550964.zip
include/device/dram: Fix DDR3-1866
The PLL multiplier value is off by one for DDR3-1866 due to a wrong TCK value, resulting in DDR3-1600 being used by the PLL. Needs test on real hardware ! Change-Id: I657b813889945f0d9990dd11680a3d3a25b53467 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/13613 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/include/device/dram')
-rw-r--r--src/include/device/dram/ddr3.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/include/device/dram/ddr3.h b/src/include/device/dram/ddr3.h
index da9dad2a5768..d58cdce8e14c 100644
--- a/src/include/device/dram/ddr3.h
+++ b/src/include/device/dram/ddr3.h
@@ -36,7 +36,7 @@
#define TCK_1333MHZ 192
#define TCK_1200MHZ 212
#define TCK_1066MHZ 240
-#define TCK_933MHZ 275
+#define TCK_933MHZ 274
#define TCK_800MHZ 320
#define TCK_666MHZ 384
#define TCK_533MHZ 480