summaryrefslogtreecommitdiffstats
path: root/src/include
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-01-23 16:15:48 +0200
committerNico Huber <nico.h@gmx.de>2019-03-06 11:53:56 +0000
commite079e5ccc2e707e5b6bd3b011e04c9138f159808 (patch)
treeed42a3f97712d440debed515776d4a7e3587305a /src/include
parentad7758ca521bab7f1aaa0977516002f905cc0a67 (diff)
downloadcoreboot-e079e5ccc2e707e5b6bd3b011e04c9138f159808.tar.gz
coreboot-e079e5ccc2e707e5b6bd3b011e04c9138f159808.tar.bz2
coreboot-e079e5ccc2e707e5b6bd3b011e04c9138f159808.zip
device/pci_ops: Inline PCI config accessors for ramstage
Inlining here allows the check for (dev != NULL) to be optimised and evaluated just once inside the calling function body. Change-Id: I0b5b4f4adb8eaa483a31353324da19917db85f4a Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31751 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/include')
-rw-r--r--src/include/device/pci_ops.h82
1 files changed, 76 insertions, 6 deletions
diff --git a/src/include/device/pci_ops.h b/src/include/device/pci_ops.h
index f1d50d7060fe..1c9f3cc0d03a 100644
--- a/src/include/device/pci_ops.h
+++ b/src/include/device/pci_ops.h
@@ -1,3 +1,20 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2004 Linux Networx
+ * (Written by Eric Biederman <ebiederman@lnxi.com> for Linux Networx)
+ * Copyright (C) 2009 coresystems GmbH
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
#ifndef PCI_OPS_H
#define PCI_OPS_H
@@ -19,13 +36,66 @@
#define pci_write_config16 pci_s_write_config16
#define pci_write_config32 pci_s_write_config32
#else
-u8 pci_read_config8(struct device *dev, unsigned int where);
-u16 pci_read_config16(struct device *dev, unsigned int where);
-u32 pci_read_config32(struct device *dev, unsigned int where);
-void pci_write_config8(struct device *dev, unsigned int where, u8 val);
-void pci_write_config16(struct device *dev, unsigned int where, u16 val);
-void pci_write_config32(struct device *dev, unsigned int where, u32 val);
+
+#include <device/pci.h>
+
const struct pci_bus_operations *pci_bus_default_ops(void);
+
+static __always_inline const struct pci_bus_operations *pci_bus_ops(void)
+{
+ return pci_bus_default_ops();
+}
+
+void __noreturn pcidev_die(void);
+
+static __always_inline void pcidev_assert(const struct device *dev)
+{
+ if (!dev)
+ pcidev_die();
+}
+
+static __always_inline
+u8 pci_read_config8(struct device *dev, unsigned int where)
+{
+ pcidev_assert(dev);
+ return pci_bus_ops()->read8(dev, where);
+}
+
+static __always_inline
+u16 pci_read_config16(struct device *dev, unsigned int where)
+{
+ pcidev_assert(dev);
+ return pci_bus_ops()->read16(dev, where);
+}
+
+static __always_inline
+u32 pci_read_config32(struct device *dev, unsigned int where)
+{
+ pcidev_assert(dev);
+ return pci_bus_ops()->read32(dev, where);
+}
+
+static __always_inline
+void pci_write_config8(struct device *dev, unsigned int where, u8 val)
+{
+ pcidev_assert(dev);
+ pci_bus_ops()->write8(dev, where, val);
+}
+
+static __always_inline
+void pci_write_config16(struct device *dev, unsigned int where, u16 val)
+{
+ pcidev_assert(dev);
+ pci_bus_ops()->write16(dev, where, val);
+}
+
+static __always_inline
+void pci_write_config32(struct device *dev, unsigned int where, u32 val)
+{
+ pcidev_assert(dev);
+ pci_bus_ops()->write32(dev, where, val);
+}
+
#endif
#ifdef __SIMPLE_DEVICE__