summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/kukui
diff options
context:
space:
mode:
authorTao Xia <xiatao5@huaqin.corp-partner.google.com>2020-11-11 15:32:46 +0800
committerHung-Te Lin <hungte@chromium.org>2020-11-16 07:15:19 +0000
commitf3c0a01dc6c4b07af8320f083d9b21e65299e0ed (patch)
treebbd7a45ece7b8ae1a903978d7950b386e69c2221 /src/mainboard/google/kukui
parent17cd905828427d58b67618784cfeefc31d695bdd (diff)
downloadcoreboot-f3c0a01dc6c4b07af8320f083d9b21e65299e0ed.tar.gz
coreboot-f3c0a01dc6c4b07af8320f083d9b21e65299e0ed.tar.bz2
coreboot-f3c0a01dc6c4b07af8320f083d9b21e65299e0ed.zip
mb/google/kukui: Fix LCD sequence T3 fail issue
The T3 that PPVARN_LCD low to LCM_RST_1V8 high is 0.1269ms and it does not meet the LCD specification that the T3 must be larger than 5ms. Because there is a delay between PPVARN_LCD_EN and PPVARN_LCD. An extra 9ms delay should be added on LCM_RST_1V8 in order to meet the specification "ProductSpec_NV105WUM-A51_ V4.3_P2(TLCM).pdf". BUG=b:172201138 BRANCH=kukui TEST=The LCD sequence T3 is larger than 5ms when power on. Signed-off-by: Tao Xia <xiatao5@huaqin.corp-partner.google.com> Change-Id: Iaf7ae494e30c4c207103d949287b335288688c54 Reviewed-on: https://review.coreboot.org/c/coreboot/+/47443 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/mainboard/google/kukui')
-rw-r--r--src/mainboard/google/kukui/mainboard.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/kukui/mainboard.c b/src/mainboard/google/kukui/mainboard.c
index 268b7caf6515..cbcb5da1c6d7 100644
--- a/src/mainboard/google/kukui/mainboard.c
+++ b/src/mainboard/google/kukui/mainboard.c
@@ -91,7 +91,7 @@ static void power_on_panel(struct panel_description *panel)
gpio_output(GPIO_PPVARN_LCD_EN, 1);
gpio_output(GPIO_PP1800_LCM_EN, 1);
gpio_output(GPIO_PP3300_LCM_EN, 1);
- mdelay(6);
+ mdelay(15);
gpio_output(GPIO_LCM_RST_1V8, 1);
mdelay(6);
}