summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/rex/variants/rex0/Makefile.inc
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-10-12 23:28:19 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-10-14 00:07:53 +0000
commit6dbded495e2c3bbaac68a96cff78551ceb945e7c (patch)
tree20a2653f6a3aae10c93e5351a0cd058824012da8 /src/mainboard/google/rex/variants/rex0/Makefile.inc
parent2c341c1fea61bc1c5e2e0bf46928ed4907ce18f0 (diff)
downloadcoreboot-6dbded495e2c3bbaac68a96cff78551ceb945e7c.tar.gz
coreboot-6dbded495e2c3bbaac68a96cff78551ceb945e7c.tar.bz2
coreboot-6dbded495e2c3bbaac68a96cff78551ceb945e7c.zip
mb/google/kahlee/*/devicetree: disable unused PCIe root ports
Disable the unused PCIe root ports that are disabled in the PCIe port corresponding descriptor list passed to AGESA/binaryPI. This descriptor list is in src/mainboard/google/kahlee/variants/baseboard/OemCustomize.c and it only has B0D2F2 (gpp_bridge_1) and B0D2F4 (gpp_bridge_3) enabled. Since the PCIe engines marked as unused in the port descriptor list won't show up as PCI devices, don't enable those PCI devices in the devicetree so that coreboot won't complain about static PCI devices not being found on the PCI bus. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: If8378e343a2eb13de66171cf4f38d77ae3401016 Reviewed-on: https://review.coreboot.org/c/coreboot/+/68382 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/rex/variants/rex0/Makefile.inc')
0 files changed, 0 insertions, 0 deletions