diff options
| author | Myles Watson <mylesgw@gmail.com> | 2010-07-06 20:36:36 +0000 |
|---|---|---|
| committer | Myles Watson <mylesgw@gmail.com> | 2010-07-06 20:36:36 +0000 |
| commit | 8376831eafc1be1175529fd21e0d2fe40339d4eb (patch) | |
| tree | 6d1339712204c3376364fd69ed80116675dd53d6 /src/mainboard/sunw | |
| parent | 106f7ffadf0a5a95b7f465607e9b9cac0a24647e (diff) | |
| download | coreboot-8376831eafc1be1175529fd21e0d2fe40339d4eb.tar.gz coreboot-8376831eafc1be1175529fd21e0d2fe40339d4eb.tar.bz2 coreboot-8376831eafc1be1175529fd21e0d2fe40339d4eb.zip | |
A bug fix:
Fix the ctrl_devport_conf_clear to clear the enable bit.
A simplification:
Dynamically enable ck804s that are found instead of relying on #defines.
Removing an Opteron changes the number of ck804s that are present.
Simple changes to make it easier to compare the factory BIOS with Coreboot when
using SerialICE for boards with the Nvidia ck804 chipset:
If the mask is zero, don't read the value, just write the new value over it.
Signed-off-by: Myles Watson <mylesgw@gmail.com>
Acked-by: Myles Watson <mylesgw@gmail.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5652 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/sunw')
| -rw-r--r-- | src/mainboard/sunw/ultra40/romstage.c | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/sunw/ultra40/romstage.c b/src/mainboard/sunw/ultra40/romstage.c index 1c31997bfdd5..711ce0c49c28 100644 --- a/src/mainboard/sunw/ultra40/romstage.c +++ b/src/mainboard/sunw/ultra40/romstage.c @@ -79,7 +79,6 @@ static inline int spd_read_byte(unsigned device, unsigned address) #include "cpu/amd/dualcore/dualcore.c" -#define CK804_NUM 2 #define CK804_USE_NIC 1 #define CK804_USE_ACI 1 |