summaryrefslogtreecommitdiffstats
path: root/src/mainboard/tyan
diff options
context:
space:
mode:
authorMyles Watson <mylesgw@gmail.com>2010-04-15 05:19:29 +0000
committerMyles Watson <mylesgw@gmail.com>2010-04-15 05:19:29 +0000
commit075fbe820127c454a6854b87c277a2ca30dee1c2 (patch)
treeabc89718ed34b04febd7d6beae8e57cd54f3f5b0 /src/mainboard/tyan
parent07ef092ef228b4cc7c85f375c0390acc901b5181 (diff)
downloadcoreboot-075fbe820127c454a6854b87c277a2ca30dee1c2.tar.gz
coreboot-075fbe820127c454a6854b87c277a2ca30dee1c2.tar.bz2
coreboot-075fbe820127c454a6854b87c277a2ca30dee1c2.zip
Remove a few more warnings from fam10.
Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5440 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/tyan')
-rw-r--r--src/mainboard/tyan/s2912_fam10/romstage.c6
1 files changed, 2 insertions, 4 deletions
diff --git a/src/mainboard/tyan/s2912_fam10/romstage.c b/src/mainboard/tyan/s2912_fam10/romstage.c
index 128f3b3f49ca..5f6d2a7691d2 100644
--- a/src/mainboard/tyan/s2912_fam10/romstage.c
+++ b/src/mainboard/tyan/s2912_fam10/romstage.c
@@ -113,10 +113,10 @@ static inline int spd_read_byte(unsigned device, unsigned address)
#include "southbridge/nvidia/mcp55/mcp55_early_setup_ss.h"
#include "southbridge/nvidia/mcp55/mcp55_early_setup_car.c"
-
-
#include "cpu/amd/car/post_cache_as_ram.c"
+#include "cpu/amd/microcode/microcode.c"
+#include "cpu/amd/model_10xxx/update_microcode.c"
#include "cpu/amd/model_10xxx/init_cpus.c"
#include "cpu/amd/model_10xxx/fidvid.c"
@@ -144,8 +144,6 @@ static void sio_setup(void)
}
#include "spd_addr.h"
-#include "cpu/amd/microcode/microcode.c"
-#include "cpu/amd/model_10xxx/update_microcode.c"
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{