diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2022-11-07 13:30:29 +0100 |
---|---|---|
committer | Arthur Heymans <arthur@aheymans.xyz> | 2022-11-12 08:56:18 +0000 |
commit | 4c4bd3cd973f3ec20c3a343a183af4a19b97a748 (patch) | |
tree | 47978f6a48f60e28da38d881733162c665fd68fb /src/mainboard | |
parent | bd72bfece2da38ff60a99a3bbb15bd3243a5d647 (diff) | |
download | coreboot-4c4bd3cd973f3ec20c3a343a183af4a19b97a748.tar.gz coreboot-4c4bd3cd973f3ec20c3a343a183af4a19b97a748.tar.bz2 coreboot-4c4bd3cd973f3ec20c3a343a183af4a19b97a748.zip |
soc/intel/broadwell: Hook up PCI domain and CPU cluster ops to devicetree
Change-Id: I77a333827552741453d8b575f2a8009b3e1bf8f1
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69301
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r-- | src/mainboard/google/auron/devicetree.cb | 2 | ||||
-rw-r--r-- | src/mainboard/google/jecht/devicetree.cb | 2 | ||||
-rw-r--r-- | src/mainboard/intel/wtm2/devicetree.cb | 2 | ||||
-rw-r--r-- | src/mainboard/purism/librem_bdw/devicetree.cb | 2 |
4 files changed, 8 insertions, 0 deletions
diff --git a/src/mainboard/google/auron/devicetree.cb b/src/mainboard/google/auron/devicetree.cb index 3e2f28914563..440efdfd6935 100644 --- a/src/mainboard/google/auron/devicetree.cb +++ b/src/mainboard/google/auron/devicetree.cb @@ -15,6 +15,7 @@ chip soc/intel/broadwell register "ec_present" = "true" device cpu_cluster 0 on + ops broadwell_cpu_bus_ops chip cpu/intel/haswell register "s0ix_enable" = "1" @@ -24,6 +25,7 @@ chip soc/intel/broadwell end device domain 0 on + ops broadwell_pci_domain_ops device pci 00.0 on end # host bridge device pci 02.0 on end # vga controller device pci 03.0 on end # mini-hd audio diff --git a/src/mainboard/google/jecht/devicetree.cb b/src/mainboard/google/jecht/devicetree.cb index 2f2fa4a44391..fe09566dbb49 100644 --- a/src/mainboard/google/jecht/devicetree.cb +++ b/src/mainboard/google/jecht/devicetree.cb @@ -12,6 +12,7 @@ chip soc/intel/broadwell register "dq_pins_interleaved" = "true" device cpu_cluster 0 on + ops broadwell_cpu_bus_ops chip cpu/intel/haswell device lapic 0 on end device lapic 0xacac off end @@ -19,6 +20,7 @@ chip soc/intel/broadwell end device domain 0 on + ops broadwell_pci_domain_ops device pci 00.0 on end # host bridge device pci 02.0 on end # vga controller device pci 03.0 on end # mini-hd audio diff --git a/src/mainboard/intel/wtm2/devicetree.cb b/src/mainboard/intel/wtm2/devicetree.cb index 9090999153f3..0becbbf84090 100644 --- a/src/mainboard/intel/wtm2/devicetree.cb +++ b/src/mainboard/intel/wtm2/devicetree.cb @@ -10,12 +10,14 @@ chip soc/intel/broadwell register "gpu_dp_b_hotplug" = "0x06" device cpu_cluster 0 on + ops broadwell_cpu_bus_ops chip cpu/intel/haswell device lapic 0 on end device lapic 0xacac off end end end device domain 0 on + ops broadwell_pci_domain_ops device pci 00.0 on end # host bridge device pci 02.0 on end # vga controller device pci 03.0 on end # mini-hd audio diff --git a/src/mainboard/purism/librem_bdw/devicetree.cb b/src/mainboard/purism/librem_bdw/devicetree.cb index 60a06f47c20e..ae98c9e79b6e 100644 --- a/src/mainboard/purism/librem_bdw/devicetree.cb +++ b/src/mainboard/purism/librem_bdw/devicetree.cb @@ -21,12 +21,14 @@ chip soc/intel/broadwell }" device cpu_cluster 0 on + ops broadwell_cpu_bus_ops chip cpu/intel/haswell device lapic 0 on end device lapic 0xacac off end end end device domain 0 on + ops broadwell_pci_domain_ops device pci 00.0 on end # host bridge device pci 02.0 on end # vga controller device pci 03.0 on end # mini-hd audio |