diff options
| author | Elyes Haouas <ehaouas@noos.fr> | 2022-12-12 21:14:16 +0100 |
|---|---|---|
| committer | Martin L Roth <gaumless@gmail.com> | 2022-12-15 03:13:11 +0000 |
| commit | 45d818b4ab29d950c8879574709891c955e8bc21 (patch) | |
| tree | 00c3bf365ad27a9d1cf3edaf6d9f920ea2cdcb72 /src/northbridge/intel/sandybridge | |
| parent | 4f29739be32d66a717c6af43a89a9174e4f41182 (diff) | |
| download | coreboot-45d818b4ab29d950c8879574709891c955e8bc21.tar.gz coreboot-45d818b4ab29d950c8879574709891c955e8bc21.tar.bz2 coreboot-45d818b4ab29d950c8879574709891c955e8bc21.zip | |
nb/intel/sandybridge/sandybridge.h: Remove unnecessary guard
__ACPI__ is covered through __ASSEMBLER__.
Change-Id: I6a637e63c6bbe4af7cd52be1893e47d6b5967886
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/70697
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/northbridge/intel/sandybridge')
| -rw-r--r-- | src/northbridge/intel/sandybridge/sandybridge.h | 7 |
1 files changed, 2 insertions, 5 deletions
diff --git a/src/northbridge/intel/sandybridge/sandybridge.h b/src/northbridge/intel/sandybridge/sandybridge.h index 1a92745daa56..1e8786410d09 100644 --- a/src/northbridge/intel/sandybridge/sandybridge.h +++ b/src/northbridge/intel/sandybridge/sandybridge.h @@ -11,7 +11,7 @@ #include "memmap.h" /* Everything below this line is ignored in the DSDT */ -#ifndef __ACPI__ +#ifndef __ASSEMBLER__ #include <types.h> /* Chipset types */ @@ -54,8 +54,6 @@ enum platform_type { #include "registers/dmibar.h" -#ifndef __ASSEMBLER__ - bool is_sandybridge(void); void intel_sandybridge_finalize_smm(void); @@ -78,6 +76,5 @@ struct acpi_rsdp; unsigned long northbridge_write_acpi_tables(const struct device *device, unsigned long start, struct acpi_rsdp *rsdp); -#endif -#endif +#endif /* __ASSEMBLER__ */ #endif /* __NORTHBRIDGE_INTEL_SANDYBRIDGE_SANDYBRIDGE_H__ */ |