summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/sandybridge
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-11-07 10:23:36 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2022-04-09 02:50:01 +0000
commit7a874330919a4df9cc5b66058b4340465b7ea041 (patch)
tree7192d50705fde0142ccc3747e712d6641329edd1 /src/northbridge/intel/sandybridge
parent5619ea2b982003b23bdeb48890981605a6201d67 (diff)
downloadcoreboot-7a874330919a4df9cc5b66058b4340465b7ea041.tar.gz
coreboot-7a874330919a4df9cc5b66058b4340465b7ea041.tar.bz2
coreboot-7a874330919a4df9cc5b66058b4340465b7ea041.zip
mb/google,samsung: Drop init_bootmode_straps()
Change-Id: Idcaf30c622bf5dc0f1295f2639c656086d01ff7e Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59008 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/northbridge/intel/sandybridge')
-rw-r--r--src/northbridge/intel/sandybridge/romstage.c6
1 files changed, 0 insertions, 6 deletions
diff --git a/src/northbridge/intel/sandybridge/romstage.c b/src/northbridge/intel/sandybridge/romstage.c
index a6f626a114b4..1b6e744c5a78 100644
--- a/src/northbridge/intel/sandybridge/romstage.c
+++ b/src/northbridge/intel/sandybridge/romstage.c
@@ -16,10 +16,6 @@
#include <southbridge/intel/common/pmclib.h>
#include <elog.h>
-__weak void mainboard_early_init(int s3_resume)
-{
-}
-
__weak void mainboard_late_rcba_config(void)
{
}
@@ -71,8 +67,6 @@ void mainboard_romstage_entry(void)
post_code(0x38);
- mainboard_early_init(s3resume);
-
post_code(0x39);
if (CONFIG(INTEL_TXT)) {