diff options
author | Idwer Vollering <vidwer@gmail.com> | 2013-12-22 21:38:18 +0000 |
---|---|---|
committer | Alexandru Gagniuc <mr.nuke.me@gmail.com> | 2013-12-23 02:12:51 +0100 |
commit | d26da9c8f0794f473f476a69821abffb52996237 (patch) | |
tree | 210ccdfcf6b24b7bc6971aaec964878338c5d2dc /src/northbridge/via | |
parent | c6c8cb7f799f81a55b94c1e64ee13773dfc7f631 (diff) | |
download | coreboot-d26da9c8f0794f473f476a69821abffb52996237.tar.gz coreboot-d26da9c8f0794f473f476a69821abffb52996237.tar.bz2 coreboot-d26da9c8f0794f473f476a69821abffb52996237.zip |
Coding style: punctuation cleanup [1/2].
Clean up superfluous line terminators.
Change-Id: If837b4f1b3e7702cbb09ba12f53ed788a8f31386
Signed-off-by: Idwer Vollering <vidwer@gmail.com>
Reviewed-on: http://review.coreboot.org/4562
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/northbridge/via')
-rw-r--r-- | src/northbridge/via/vx800/detection.c | 2 | ||||
-rw-r--r-- | src/northbridge/via/vx800/freq_setting.c | 2 | ||||
-rw-r--r-- | src/northbridge/via/vx900/raminit_ddr3.c | 4 |
3 files changed, 4 insertions, 4 deletions
diff --git a/src/northbridge/via/vx800/detection.c b/src/northbridge/via/vx800/detection.c index eb1ddcc2e615..69e520cd8f3d 100644 --- a/src/northbridge/via/vx800/detection.c +++ b/src/northbridge/via/vx800/detection.c @@ -180,7 +180,7 @@ CB_STATUS GetInfoFromSPD(DRAM_SYS_ATTR *DramAttr) DramAttr->DimmNumChB++; DramAttr->LoadNumChB = (u8) (DramAttr->LoadNumChB * LoadNum * - RankNum);; + RankNum); } RankNum |= 1; /* Set rank map. */ DramAttr->RankPresentMap |= (RankNum << (Sockets * 2)); diff --git a/src/northbridge/via/vx800/freq_setting.c b/src/northbridge/via/vx800/freq_setting.c index 65b058a32a08..55a6316cba40 100644 --- a/src/northbridge/via/vx800/freq_setting.c +++ b/src/northbridge/via/vx800/freq_setting.c @@ -65,7 +65,7 @@ void DRAMFreqSetting(DRAM_SYS_ATTR * DramAttr) Data = (u8) ((Data & 0xf8) | 6); break; default: - Data = (u8) ((Data & 0xf8) | 1);; + Data = (u8) ((Data & 0xf8) | 1); } pci_write_config8(MEMCTRL, 0x90, Data); diff --git a/src/northbridge/via/vx900/raminit_ddr3.c b/src/northbridge/via/vx900/raminit_ddr3.c index 1c052c017345..f148ffe82c03 100644 --- a/src/northbridge/via/vx900/raminit_ddr3.c +++ b/src/northbridge/via/vx900/raminit_ddr3.c @@ -426,7 +426,7 @@ static void vx900_dram_phys_bank_range(const dimm_info * dimms, } else { /* Otherwise, everything is held in the first bank */ ranks->phys_rank_size_mb[i << 1] = size; - ranks->phys_rank_size_mb[(i << 1) | 1] = 0;; + ranks->phys_rank_size_mb[(i << 1) | 1] = 0; } } } @@ -1294,7 +1294,7 @@ static void vx900_dram_calibrate_transmit_delays(delay_range * tx_dq, { /* Same timeout reasoning as in receive delays */ size_t n_tries = 0; - int dq_tries = 0, dqs_tries = 0;; + int dq_tries = 0, dqs_tries = 0; const size_t max_tries = 100; for (;;) { if (n_tries++ >= max_tries) { |