diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2019-07-01 08:54:56 +0300 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2019-07-07 09:38:06 +0000 |
| commit | 142b10ee1fa1c68f0c147665ff55b43eb8f0317d (patch) | |
| tree | ec5f5567802d40e49c7021c625f850d12731b800 /src/northbridge | |
| parent | b29da7f79e7cfb16f5d8b23057bd91df760f79d3 (diff) | |
| download | coreboot-142b10ee1fa1c68f0c147665ff55b43eb8f0317d.tar.gz coreboot-142b10ee1fa1c68f0c147665ff55b43eb8f0317d.tar.bz2 coreboot-142b10ee1fa1c68f0c147665ff55b43eb8f0317d.zip | |
cpu/x86: Fix MSR_PLATFORM_INFO definition
While common to many Intel CPUs, this is not an architectural
MSR that should be globally defined for all x86.
Change-Id: Ibeed022dc2ba2e90f71511f9bd2640a7cafa5292
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34090
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: David Guckian
Diffstat (limited to 'src/northbridge')
| -rw-r--r-- | src/northbridge/intel/fsp_rangeley/udelay.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/northbridge/intel/fsp_rangeley/udelay.c b/src/northbridge/intel/fsp_rangeley/udelay.c index 01989abb3795..08301a37f6e2 100644 --- a/src/northbridge/intel/fsp_rangeley/udelay.c +++ b/src/northbridge/intel/fsp_rangeley/udelay.c @@ -18,6 +18,8 @@ #include <cpu/x86/tsc.h> #include <cpu/x86/msr.h> +#define MSR_PLATFORM_INFO 0xce + /** * Intel Rangeley CPUs always run the TSC at BCLK = 100MHz */ |