summaryrefslogtreecommitdiffstats
path: root/src/northbridge
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2019-07-06 23:05:23 -0700
committerPatrick Georgi <pgeorgi@google.com>2019-07-07 07:53:33 +0000
commitb29da7f79e7cfb16f5d8b23057bd91df760f79d3 (patch)
treebae25799dc40792c06487f534dcc5c57061c0513 /src/northbridge
parent451ef598e6d4caff5cb8d9d798bfbb2b6874f627 (diff)
downloadcoreboot-b29da7f79e7cfb16f5d8b23057bd91df760f79d3.tar.gz
coreboot-b29da7f79e7cfb16f5d8b23057bd91df760f79d3.tar.bz2
coreboot-b29da7f79e7cfb16f5d8b23057bd91df760f79d3.zip
soc/intel/{cannonlake,icelake}: Do not define PCH_DEV_PMC in ramstage
This change intentionally removes the definition of PCH_DEV_PMC from ramstage to avoid silent errors. This device gets hidden from PCI bus in FSP-S and hence dropped from the root bus by the resource allocator. In order to avoid incorrect references to the device, avoid defining it in ramstage where it known to return NULL. BUG=b:136861224 Change-Id: I4f69470ec80c7127a2b604ed2b1f794f5a63e126 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34120 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge')
0 files changed, 0 insertions, 0 deletions