diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2022-10-05 21:54:29 +0200 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-10-14 20:19:30 +0000 |
| commit | b3dcb96dc57ade665306e9c03f41353fd11737aa (patch) | |
| tree | 19731ed349d4cb5e363e57bf880148bdbf678e90 /src/soc/amd/stoneyridge/chipset_cz.cb | |
| parent | c6f029cbccc7a1ae4f7463e5d519a32f0df100dd (diff) | |
| download | coreboot-b3dcb96dc57ade665306e9c03f41353fd11737aa.tar.gz coreboot-b3dcb96dc57ade665306e9c03f41353fd11737aa.tar.bz2 coreboot-b3dcb96dc57ade665306e9c03f41353fd11737aa.zip | |
soc/amd/*: Hook up IOMMU ops in devicetree
This removed the need to maintain a PCI driver.
Change-Id: I43def81d615749008fcc9de8734fa2aca752aa9d
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/68146
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
Diffstat (limited to 'src/soc/amd/stoneyridge/chipset_cz.cb')
| -rw-r--r-- | src/soc/amd/stoneyridge/chipset_cz.cb | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/amd/stoneyridge/chipset_cz.cb b/src/soc/amd/stoneyridge/chipset_cz.cb index 754f018772b6..dc510e171ee7 100644 --- a/src/soc/amd/stoneyridge/chipset_cz.cb +++ b/src/soc/amd/stoneyridge/chipset_cz.cb @@ -7,7 +7,7 @@ chip soc/amd/stoneyridge device domain 0 on ops stoneyridge_pci_domain_ops device pci 00.0 alias gnb on ops stoneyridge_northbridge_operations end - device pci 00.2 alias iommu off end + device pci 00.2 alias iommu off ops amd_iommu_ops end device pci 01.0 alias gfx off end # internal GPU device pci 01.1 alias gfx_hda off end # display HD Audio controller device pci 02.0 on end # Dummy Host Bridge, do not disable |