summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/acpi.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-12-12 15:12:43 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-19 05:20:49 +0000
commit6e0044dbf285eaf546c7f0db0d6a9fff6c2d30fb (patch)
treecbe01fd714620c54693dd1cc40060cd67980a8e5 /src/soc/intel/braswell/acpi.c
parentae75400ae338180da9a75526b017042a1780c4f9 (diff)
downloadcoreboot-6e0044dbf285eaf546c7f0db0d6a9fff6c2d30fb.tar.gz
coreboot-6e0044dbf285eaf546c7f0db0d6a9fff6c2d30fb.tar.bz2
coreboot-6e0044dbf285eaf546c7f0db0d6a9fff6c2d30fb.zip
soc: Remove useless include <device/pci_ids.h>
Change-Id: Idef8c556ac8c05c5e2047a38629422544392cd62 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/30200 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/braswell/acpi.c')
-rw-r--r--src/soc/intel/braswell/acpi.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/acpi.c b/src/soc/intel/braswell/acpi.c
index 5c66ea127a1b..efddc3b447fd 100644
--- a/src/soc/intel/braswell/acpi.c
+++ b/src/soc/intel/braswell/acpi.c
@@ -28,7 +28,6 @@
#include <cpu/x86/smm.h>
#include <cpu/x86/tsc.h>
#include <device/pci.h>
-#include <device/pci_ids.h>
#include <ec/google/chromeec/ec.h>
#include <drivers/intel/gma/opregion.h>
#include <rules.h>