diff options
| author | Furquan Shaikh <furquan@google.com> | 2021-08-24 13:53:43 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-09-06 06:26:37 +0000 |
| commit | d9f5d90ada6a9c3efde220160dddaca42421be6f (patch) | |
| tree | 63c6cb5bcf3d1d5d7cb24becf870b67ca111c72b /src/soc/intel/common/block/usb4 | |
| parent | d00febc99bd83be74e6f1d2386e36eea5051578b (diff) | |
| download | coreboot-d9f5d90ada6a9c3efde220160dddaca42421be6f.tar.gz coreboot-d9f5d90ada6a9c3efde220160dddaca42421be6f.tar.bz2 coreboot-d9f5d90ada6a9c3efde220160dddaca42421be6f.zip | |
soc/intel/adl: Move USB4 hotplug Kconfig to common
This change adds a new Kconfig `SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES`
that can be selected by mainboard to reserve hotplug resources for
USB4 at the SoC level. `ADL_ENABLE_USB4_PCIE_RESOURCES` is dropped
from soc/intel/alderlake and instead the newly added Kconfig is now
used. This new Kconfig is added so that the same config can be used
across different platforms. In following changes, this Kconfig is
utilized by TGL as well.
Change-Id: Id7c359a0e255c43c2732f6cbe287bc7da14a46e3
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57124
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/common/block/usb4')
| -rw-r--r-- | src/soc/intel/common/block/usb4/Kconfig | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/usb4/Kconfig b/src/soc/intel/common/block/usb4/Kconfig index fb876e1fd98f..d4e1c25aa169 100644 --- a/src/soc/intel/common/block/usb4/Kconfig +++ b/src/soc/intel/common/block/usb4/Kconfig @@ -18,3 +18,11 @@ config SOC_INTEL_COMMON_BLOCK_USB4_XHCI help Minimal PCI driver for adding PCI ops and SSDT generation for common Intel USB4/Thunderbolt North XHCI ports. + +config SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES + bool + default n + depends on SOC_INTEL_COMMON_BLOCK_USB4 + select PCIEXP_HOTPLUG + help + Enable USB4 PCIe resources for reserving hotplug busses and memory. |