summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/denverton_ns
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-09 22:53:52 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-02-09 07:53:23 +0000
commitcc93c6e47480de06ce87705a93bc46d806cabbb3 (patch)
tree4fa56de3a3e885246d3892c6897d954bf2e3ffb3 /src/soc/intel/denverton_ns
parent4949a3dd626560aa504cee18d936d0d7602becfa (diff)
downloadcoreboot-cc93c6e47480de06ce87705a93bc46d806cabbb3.tar.gz
coreboot-cc93c6e47480de06ce87705a93bc46d806cabbb3.tar.bz2
coreboot-cc93c6e47480de06ce87705a93bc46d806cabbb3.zip
soc/amd,intel: Drop s3_resume parameter on FSP-S functions
ACPI S3 is a global state and it is no longer needed to pass it as a parameter. Change-Id: Id0639a47ea65c210b9a79e6ca89cee819e7769b1 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50360 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/intel/denverton_ns')
-rw-r--r--src/soc/intel/denverton_ns/chip.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/denverton_ns/chip.c b/src/soc/intel/denverton_ns/chip.c
index 9cf3bfb54a66..77ad8e7ddc79 100644
--- a/src/soc/intel/denverton_ns/chip.c
+++ b/src/soc/intel/denverton_ns/chip.c
@@ -43,7 +43,7 @@ static void soc_enable_dev(struct device *dev)
static void soc_init(void *data)
{
- fsp_silicon_init(false);
+ fsp_silicon_init();
soc_save_dimm_info();
}