summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake/chipset.cb
diff options
context:
space:
mode:
authorJonathan Zhang <jonzhang@fb.com>2021-05-03 14:06:22 -0700
committerFelix Held <felix-coreboot@felixheld.de>2021-05-10 14:13:10 +0000
commit4caa05e4ce566473d408831f06d958789f55c245 (patch)
treeca26f9c556c8a421361f10a933e355853cf59fee /src/soc/intel/skylake/chipset.cb
parentb18e194257c6bb5ffd0d18d3c4a5900286f5397a (diff)
downloadcoreboot-4caa05e4ce566473d408831f06d958789f55c245.tar.gz
coreboot-4caa05e4ce566473d408831f06d958789f55c245.tar.bz2
coreboot-4caa05e4ce566473d408831f06d958789f55c245.zip
inteltool: add initial support for Emmits Burg PCH
Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Change-Id: I6a4027bf51b3a189e64211e77621b3dd6c80b00d Reviewed-on: https://review.coreboot.org/c/coreboot/+/52864 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel/skylake/chipset.cb')
0 files changed, 0 insertions, 0 deletions