summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
diff options
context:
space:
mode:
authorNico Huber <nico.huber@secunet.com>2021-10-14 18:16:39 +0200
committerNico Huber <nico.h@gmx.de>2021-11-09 11:05:33 +0000
commitf4f365fdd0e63237a0328a468c4544c51835491c (patch)
treeacf6bb1dcb3ea1e6fc2789e2e88d833fd92b19c7 /src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
parente01e25d4fc1d57fd84f5043f3b0b84c596bb5253 (diff)
downloadcoreboot-f4f365fdd0e63237a0328a468c4544c51835491c.tar.gz
coreboot-f4f365fdd0e63237a0328a468c4544c51835491c.tar.bz2
coreboot-f4f365fdd0e63237a0328a468c4544c51835491c.zip
pci_mmio_cfg: Always use pci_s_* functions
When MMIO functions are available, the pci_s_* functions do exactly the same thing. Drop the redundant pci_mmio_* versions. Change-Id: I1043cbb9a1823ef94bcbb42169cb7edf282f560b Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58333 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Shelley Chen <shchen@google.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h')
-rw-r--r--src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h b/src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
index 01e86e199f4c..4b46ec890ba1 100644
--- a/src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
+++ b/src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
@@ -13,13 +13,13 @@
printk(BIOS_SPEW, "%s%x:%x:%x reg: %s (0x%x), data: 0x%x\n", \
fmt, ((uint32_t)dev >> 20) & 0xfff, ((uint32_t)dev >> 15) & 0x1f, \
((uint32_t)dev >> 12) & 0x07, \
- #reg, reg, pci_mmio_read_config32(dev, reg))
+ #reg, reg, pci_s_read_config32(dev, reg))
#define dump_csr64(fmt, dev, reg) \
printk(BIOS_SPEW, "%s%x:%x:%x reg: %s (0x%x), data: 0x%x%x\n", \
fmt, ((uint32_t)dev >> 20) & 0xfff, ((uint32_t)dev >> 15) & 0x1f, \
((uint32_t)dev >> 12) & 0x07, #reg, reg, \
- pci_mmio_read_config32(dev, reg+4), pci_mmio_read_config32(dev, reg))
+ pci_s_read_config32(dev, reg+4), pci_s_read_config32(dev, reg))
#define SAD_ALL_DEV 29
#define SAD_ALL_FUNC 0