summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/xeon_sp/skx/include
diff options
context:
space:
mode:
authorTim Chu <Tim.Chu@quantatw.com>2022-12-13 12:09:44 +0000
committerLean Sheng Tan <sheng.tan@9elements.com>2023-03-25 16:33:36 +0000
commit5c1964058f5a9e1f144cbb0a004181f1d046afe4 (patch)
tree790100e4030948e776fd19e27d2ae79851b5c360 /src/soc/intel/xeon_sp/skx/include
parentab8435335660d24f0c11a747ab3ba12cb7932c18 (diff)
downloadcoreboot-5c1964058f5a9e1f144cbb0a004181f1d046afe4.tar.gz
coreboot-5c1964058f5a9e1f144cbb0a004181f1d046afe4.tar.bz2
coreboot-5c1964058f5a9e1f144cbb0a004181f1d046afe4.zip
soc/intel/xeon_sp/uncore_acpi.c: Add SPR-SP support
Add support for Intel SPR-SP to uncore_acpi.c. Signed-off-by: Tim Chu <Tim.Chu@quantatw.com> Signed-off-by: Johnny Lin <johnny_lin@wiwynn.com> Signed-off-by: Shelly Chang <Shelly_Chang@wiwynn.com> Change-Id: I4c436a60743bee21b3b6e4060d7874a6cdc75ecf Reviewed-on: https://review.coreboot.org/c/coreboot/+/71958 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Jonathan Zhang <jon.zhixiong.zhang@gmail.com> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Diffstat (limited to 'src/soc/intel/xeon_sp/skx/include')
-rw-r--r--src/soc/intel/xeon_sp/skx/include/soc/soc_util.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h b/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h
index 8c81f431d7c6..379cdc89c69d 100644
--- a/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h
+++ b/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h
@@ -15,5 +15,6 @@ uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack);
uint32_t get_socket_ubox_busno(uint32_t socket);
int soc_get_stack_for_port(int port);
+uint8_t get_cxl_node_count(void);
#endif /* _SOC_UTIL_H_ */