summaryrefslogtreecommitdiffstats
path: root/src/southbridge
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2016-12-27 01:08:02 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-01-05 17:45:18 +0100
commitd502dc092a26726472fc5871c77ebff192be4cb8 (patch)
tree43eb3507b0ab3ae66bbc88260c2337d56599d640 /src/southbridge
parentab8f7d315ec845d0fe86b440b4773d22f97946cd (diff)
downloadcoreboot-d502dc092a26726472fc5871c77ebff192be4cb8.tar.gz
coreboot-d502dc092a26726472fc5871c77ebff192be4cb8.tar.bz2
coreboot-d502dc092a26726472fc5871c77ebff192be4cb8.zip
mb/ga-m57sli-s4: Fix early uart output
The console output is garbled until it is fixed in ramstage by devicetree which sets the uart clock predivider correctly. Change-Id: I6d6ec0febfec98a8d4a71e1476036c804cf5f08d Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/17969 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions