summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorrobbie zhang <robbie.zhang@intel.com>2015-10-01 16:37:58 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-10-27 15:15:15 +0100
commit32074149f702d988e07753b5ff5633dbd0e3409c (patch)
treee95e5dba17e4e54342ea3d1f93836b9262b3b09a /src
parent246115eb01fff9f97d7932b7349be92ca86b4feb (diff)
downloadcoreboot-32074149f702d988e07753b5ff5633dbd0e3409c.tar.gz
coreboot-32074149f702d988e07753b5ff5633dbd0e3409c.tar.bz2
coreboot-32074149f702d988e07753b5ff5633dbd0e3409c.zip
fsp/intel common: Add support for Gfx PEIM (AKA GOP)
This patch provides the lb_framebuffer() for coreboot table with fsp gop usage, add Igd Opregion register defines, and update the UPD naming following fsp. BRANCH=none BUG=chrome-os-partner:44559 TEST=Built and boot on kunimitsu/glados. Change-Id: I9cf9d991eb09d698e7a78323cd855c4c99b55eca Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: cd6834057cca60716bc0e24cfc2cd60fed02be7a Original-Change-Id: I64987e393c39a7cc1084edf59e7ca51b8c5ea743 Original-Signed-off-by: robbie zhang <robbie.zhang@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/303539 Original-Commit-Ready: Robbie Zhang <robbie.zhang@intel.com> Original-Tested-by: Robbie Zhang <robbie.zhang@intel.com> Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/12141 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/drivers/intel/fsp1_1/fsp_gop.c3
-rw-r--r--src/drivers/intel/fsp1_1/include/fsp/gop.h2
-rw-r--r--src/soc/intel/common/gma.h6
3 files changed, 8 insertions, 3 deletions
diff --git a/src/drivers/intel/fsp1_1/fsp_gop.c b/src/drivers/intel/fsp1_1/fsp_gop.c
index c5b515c1b396..14a7650b5dae 100644
--- a/src/drivers/intel/fsp1_1/fsp_gop.c
+++ b/src/drivers/intel/fsp1_1/fsp_gop.c
@@ -17,6 +17,7 @@
* Foundation, Inc.
*/
+#include <boot/coreboot_tables.h>
#include <cbfs.h>
#include <console/console.h>
#include <fsp/util.h>
@@ -61,7 +62,7 @@ const optionrom_vbt_t *fsp_get_vbt(uint32_t *vbt_len)
return vbt.data;
}
-void fsp_gop_framebuffer(struct lb_header *header)
+void lb_framebuffer(struct lb_header *header)
{
struct lb_framebuffer *framebuffer;
framebuffer = (struct lb_framebuffer *)lb_new_record(header);
diff --git a/src/drivers/intel/fsp1_1/include/fsp/gop.h b/src/drivers/intel/fsp1_1/include/fsp/gop.h
index 14bada6f9666..78d2878917e2 100644
--- a/src/drivers/intel/fsp1_1/include/fsp/gop.h
+++ b/src/drivers/intel/fsp1_1/include/fsp/gop.h
@@ -23,11 +23,9 @@
/* GOP support */
#if IS_ENABLED(CONFIG_GOP_SUPPORT)
-#include <boot/coreboot_tables.h>
#include <soc/intel/common/gma.h>
const optionrom_vbt_t *fsp_get_vbt(uint32_t *vbt_len);
-void fsp_gop_framebuffer(struct lb_header *header);
#endif /* CONFIG_GOP_SUPPORT */
#endif /* _FSP_GOP_H_ */
diff --git a/src/soc/intel/common/gma.h b/src/soc/intel/common/gma.h
index 03ecedb5daae..64b2a2811e8a 100644
--- a/src/soc/intel/common/gma.h
+++ b/src/soc/intel/common/gma.h
@@ -23,6 +23,12 @@
#include <types.h>
+/* IGD PCI Configuration register */
+#define ASLS 0xfc /* OpRegion Base */
+#define SWSCI 0xe8 /* SWSCI Register */
+#define GSSCIE (1 << 0) /* SCI Event trigger */
+#define SMISCISEL (1 << 15) /* Select SMI or SCI event source */
+
/* mailbox 0: header */
typedef struct {
u8 signature[16];