summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorKevin Keijzer <kevin@quietlife.nl>2023-03-19 16:01:58 +0100
committerFelix Held <felix-coreboot@felixheld.de>2023-03-21 23:08:50 +0000
commit6b7b4001930afa9f09273809df7501277f47e793 (patch)
tree7b07cf7f00d62ace721b09e3ee22bef6e1ff7f00 /src
parent94ab3a8631620f62058d84040b36d5096133e085 (diff)
downloadcoreboot-6b7b4001930afa9f09273809df7501277f47e793.tar.gz
coreboot-6b7b4001930afa9f09273809df7501277f47e793.tar.bz2
coreboot-6b7b4001930afa9f09273809df7501277f47e793.zip
mb/asrock/b75m-itx/devicetree.cb: Fix errors for PNP 2e.b and 2e.308
Currently, cbmem shows five errors when running `cbmem -c -B +ERROR`: Resource didn't fit!!! PNP: 002e.308 60 * size: 0x8 limit: fff io Resource didn't fit!!! PNP: 002e.b 62 * size: 0x2 limit: fff io PNP: 002e.b 62 io size: 0x0000000002 not assigned in devicetree PNP: 002e.b 70 irq size: 0x0000000001 not assigned in devicetree PNP: 002e.308 60 io size: 0x0000000008 not assigned in devicetree These changes resolve all the warnings by setting proper io and irq values. Change-Id: I5f669e2a1bd1338010a5d801a1d2a48ae11b3c89 Signed-off-by: Kevin Keijzer <kevin@quietlife.nl> Reviewed-on: https://review.coreboot.org/c/coreboot/+/73815 Reviewed-by: Fabian Groffen <grobian@gentoo.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/asrock/b75m-itx/devicetree.cb5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/asrock/b75m-itx/devicetree.cb b/src/mainboard/asrock/b75m-itx/devicetree.cb
index 1b031d74be6c..062a5122f97b 100644
--- a/src/mainboard/asrock/b75m-itx/devicetree.cb
+++ b/src/mainboard/asrock/b75m-itx/devicetree.cb
@@ -103,6 +103,8 @@ chip northbridge/intel/sandybridge
device pnp 2e.b on # HWM, front panel LED
irq 0x30 = 0xe1 # + Fan RPM sense pins
io 0x60 = 0x0290 # + HWM base address
+ io 0x62 = 0x0000
+ irq 0x70 = 0
end
device pnp 2e.d on end # VID
device pnp 2e.e off end # CIR WAKE-UP
@@ -110,6 +112,9 @@ chip northbridge/intel/sandybridge
device pnp 2e.14 on end # SVID
device pnp 2e.16 on end # Deep Sleep
device pnp 2e.17 on end # GPIOA
+ device pnp 2e.308 on # GPIO base
+ io 0x60 = 0x0
+ end
end
end
device pci 1f.2 on # SATA Controller 1