summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/auron/variants/buddy/pei_data.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/auron/variants/buddy/pei_data.c')
-rw-r--r--src/mainboard/google/auron/variants/buddy/pei_data.c24
1 files changed, 8 insertions, 16 deletions
diff --git a/src/mainboard/google/auron/variants/buddy/pei_data.c b/src/mainboard/google/auron/variants/buddy/pei_data.c
index c748bb654fa7..fb9fc09a8c3f 100644
--- a/src/mainboard/google/auron/variants/buddy/pei_data.c
+++ b/src/mainboard/google/auron/variants/buddy/pei_data.c
@@ -8,29 +8,21 @@ void mainboard_fill_pei_data(struct pei_data *pei_data)
pei_data->ec_present = 1;
/* P0: Side USB3.0 port, USB3S1 */
- pei_data_usb2_port(pei_data, 0, 0x0150, 1, 0,
- USB_PORT_INTERNAL);
+ pei_data_usb2_port(pei_data, 0, 0x0150, 1, 0, USB_PORT_INTERNAL);
/* P1: Rear USB3.0 port, USB3R1 */
- pei_data_usb2_port(pei_data, 1, 0x0040, 1, 0,
- USB_PORT_INTERNAL);
+ pei_data_usb2_port(pei_data, 1, 0x0040, 1, 0, USB_PORT_INTERNAL);
/* P2: Rear USB3.0 port, USB3R2 */
- pei_data_usb2_port(pei_data, 2, 0x0080, 1, 1,
- USB_PORT_INTERNAL);
+ pei_data_usb2_port(pei_data, 2, 0x0080, 1, 1, USB_PORT_INTERNAL);
/* P3: Card Reader, CRS1 */
- pei_data_usb2_port(pei_data, 3, 0x0040, 1, USB_OC_PIN_SKIP,
- USB_PORT_INTERNAL);
+ pei_data_usb2_port(pei_data, 3, 0x0040, 1, USB_OC_PIN_SKIP, USB_PORT_INTERNAL);
/* P4: Rear USB2.0 port, USB2R1 */
- pei_data_usb2_port(pei_data, 4, 0x0040, 1, 2,
- USB_PORT_INTERNAL);
+ pei_data_usb2_port(pei_data, 4, 0x0040, 1, 2, USB_PORT_INTERNAL);
/* P5: 2D Camera */
- pei_data_usb2_port(pei_data, 5, 0x0000, 1, USB_OC_PIN_SKIP,
- USB_PORT_INTERNAL);
+ pei_data_usb2_port(pei_data, 5, 0x0000, 1, USB_OC_PIN_SKIP, USB_PORT_INTERNAL);
/* P6: VP8 */
- pei_data_usb2_port(pei_data, 6, 0x0150, 1, USB_OC_PIN_SKIP,
- USB_PORT_MINI_PCIE);
+ pei_data_usb2_port(pei_data, 6, 0x0150, 1, USB_OC_PIN_SKIP, USB_PORT_MINI_PCIE);
/* P7: WLAN & BT */
- pei_data_usb2_port(pei_data, 7, 0x0000, 1, USB_OC_PIN_SKIP,
- USB_PORT_MINI_PCIE);
+ pei_data_usb2_port(pei_data, 7, 0x0000, 1, USB_OC_PIN_SKIP, USB_PORT_MINI_PCIE);
/* P1: Side USB3.0 port, USB3S1 */
pei_data_usb3_port(pei_data, 0, 1, 0, 0);