summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/auron
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/auron')
-rw-r--r--src/mainboard/google/auron/variants/buddy/overridetree.cb2
-rw-r--r--src/mainboard/google/auron/variants/samus/overridetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/google/auron/variants/buddy/overridetree.cb b/src/mainboard/google/auron/variants/buddy/overridetree.cb
index 0570cdca5580..ad8e50c4b61e 100644
--- a/src/mainboard/google/auron/variants/buddy/overridetree.cb
+++ b/src/mainboard/google/auron/variants/buddy/overridetree.cb
@@ -33,7 +33,7 @@ chip soc/intel/broadwell
register "pcie_port_force_aspm" = "0x10"
# Enable port coalescing
- register "pcie_port_coalesce" = "1"
+ register "pcie_port_coalesce" = "true"
# Disable PCIe CLKOUT 1,5 and CLKOUT_XDP
register "icc_clock_disable" = "0x01220000"
diff --git a/src/mainboard/google/auron/variants/samus/overridetree.cb b/src/mainboard/google/auron/variants/samus/overridetree.cb
index 0a92efe70b45..cfb48123b473 100644
--- a/src/mainboard/google/auron/variants/samus/overridetree.cb
+++ b/src/mainboard/google/auron/variants/samus/overridetree.cb
@@ -36,7 +36,7 @@ chip soc/intel/broadwell
# Force enable ASPM for PCIe Port 3
register "pcie_port_force_aspm" = "0x04"
- register "pcie_port_coalesce" = "1"
+ register "pcie_port_coalesce" = "true"
# Disable PCIe CLKOUT 1-5 and CLKOUT_XDP
register "icc_clock_disable" = "0x013b0000"