summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* src: Replace remaining GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-106-70/+6
* src/mainboard: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-1060-766/+60
* src/cpu: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-107-84/+7
* src/: Replace GPL boilerplate with SPDX headerPatrick Georgi2020-05-0912-96/+12
* payloads: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-0918-162/+19
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-09657-5911/+735
* util/: Replace GPLv2 boiler plate with SPDX headerPatrick Georgi2020-05-09175-1715/+200
* AUTHORS, util/: Drop individual copyright noticesPatrick Georgi2020-05-09239-913/+87
* treewide: more SPDX header workPatrick Georgi2020-05-094-54/+7
* vboot: Clean up pre-RAM use of vboot_recovery_mode_enabled()Julius Werner2020-05-099-57/+12
* commonlib/region: Add region_overlapPatrick Rudolph2020-05-081-0/+7
* sb/intel/i82371eb: Fix iasl warningKeith Hui2020-05-081-1/+1
* security: tcg-2.0: Ignore data payload for errors, fix Cr50 boot modeJulius Werner2020-05-083-8/+17
* memrange: Break early from memranges_find_entry if limit is crossedFurquan Shaikh2020-05-081-1/+6
* memrange: Update comment to indicate limit is inclusive for memranges_next_entryFurquan Shaikh2020-05-081-1/+1
* sb/intel/bd82x6x: Put temp BAR in a defineAngel Pons2020-05-081-11/+14
* sb/intel/bd82x6x: Do cosmetic fixesAngel Pons2020-05-083-33/+22
* nb/intel/haswell/northbridge.c: Fix typoAngel Pons2020-05-081-1/+1
* sb/intel/*/me_status.c: Fix typoAngel Pons2020-05-082-2/+2
* {security,soc}/*/Kconfig: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-0812-147/+23
* northbridge/*/Kconfig: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-0816-206/+36
* southbridge/*/Kconfig: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-0815-193/+27
* mainboard/*/*/*.asl: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-081-13/+1
* mainboard/*/*.spd.hex: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-0814-158/+14
* lib/rtc.c: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-081-11/+2
* {drivers,ec/kontron}: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-083-32/+5
* cpu/x86/mtrr: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-081-10/+2
* soc/nvidia: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-082-22/+4
* soc/qualcomm: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-082-20/+2
* soc/intel: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-085-64/+9
* sb/intel/i82371eb: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-081-11/+2
* vboot: Provide declaration for verstage_mainboard_early_init()Furquan Shaikh2020-05-081-0/+1
* soc/intel/skl: Drop `acpi_mainboard_gnvs`Angel Pons2020-05-082-6/+0
* mb/google/reef: add G2 TS support for snappyKevin Chiu2020-05-081-0/+14
* tests: Add proper license headersJan Dabros2020-05-084-36/+9
* memrange: constify memranges_is_empty()Aaron Durbin2020-05-071-1/+1
* arch/x86: unexpose postcar_frame_common_mtrrs()Aaron Durbin2020-05-072-6/+1
* payloads/external/Makefile.inc: Pass hardware IRQ option to SeaBIOS MakefileMichał Żygowski2020-05-071-1/+2
* mb/x9scl/early_init: Remove unused includesElyes HAOUAS2020-05-071-8/+1
* soc/intel/tigerlake: Add PMC to platform ACPI name entryJohn Zhao2020-05-071-0/+1
* util/sconfig: Drop use of ref_count for chip_instanceFurquan Shaikh2020-05-072-89/+30
* util/sconfig: Move chip instance id assignment to emit_chips()Furquan Shaikh2020-05-071-7/+3
* util/sconfig: Drop id from struct device maintained by sconfigFurquan Shaikh2020-05-072-14/+7
* soc/amd/common/block/lpc: Use standard pci_dev_ops_pciFurquan Shaikh2020-05-071-5/+1
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-06568-6531/+568
* treewide: move copyrights and authors to AUTHORSPatrick Georgi2020-05-0699-281/+94
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-06550-1100/+550
* soc/intel/tgl: Synchronize GPIO ASL table with Linux kernelShaunak Saha2020-05-068-97/+57
* soc/intel/tigerlake: Print HPR_CAUSE0 registerderek.huang2020-05-063-0/+8
* elog: Add new elog types for CSME-initiated host resetderek.huang2020-05-061-0/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-09 02:12:33 +0000