summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* 3rdparty: Update submodule to get Tegra 132 binariesMarc Jones2015-03-071-0/+0
* AMD Fam10h: Only create _PR scope if it is filled inPatrick Georgi2015-03-062-10/+5
* Move generation of build.h into a shell scriptMartin Roth2015-03-062-26/+89
* AMD Fam10h: sanity check some CPU dataPatrick Georgi2015-03-051-0/+5
* storm: Provide ability to build ap148 variantVadim Bendebury2015-03-052-0/+8
* arm64: provide early SoC initializationAaron Durbin2015-03-054-1/+45
* rush_ryu: Add new mainboardAaron Durbin2015-03-0525-0/+1994
* tegra132: add support for TZ carve-outAaron Durbin2015-03-054-1/+53
* coreboot arm64: Add proper masks for setting SCTLR and SCR regs to 0 at initFurquan Shaikh2015-03-051-2/+16
* t132: handle carve-outs for addressable memoryAaron Durbin2015-03-053-9/+129
* t132: Enable cbmem console supportAaron Durbin2015-03-058-30/+76
* t132: bring up 64-bit denver coreAaron Durbin2015-03-059-7/+261
* build system: Only setup git hooks if we're in a git checkoutPatrick Georgi2015-03-051-0/+1
* build system: Only test for git oncePatrick Georgi2015-03-051-7/+7
* mainboard/siemens/mc_tcu3: Add new mainboard.Werner Zeh2015-03-0530-0/+2048
* fsp_baytrail: Add I2C driverWerner Zeh2015-03-053-0/+396
* fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh2015-03-053-9/+21
* mainboard: Do not redefine DRIVERS_PS2_KEYBOARD Kconfig variableAlexandru Gagniuc2015-03-0519-76/+0
* libpayload: Don't try to free individual xhci device slotsPatrick Georgi2015-03-041-1/+0
* board-status: update mediawiki interfacePatrick Georgi2015-03-041-9/+7
* Only update submodules if the source is in a git repoMartin Roth2015-03-041-4/+6
* arm64: Set 16 byte alignment and ramstage start addressAaron Durbin2015-03-041-11/+12
* arm64: remove assembly code string functionsAaron Durbin2015-03-044-168/+9
* arm64: use one stage_entry for all stagesAaron Durbin2015-03-048-74/+74
* arm64: ensure vital sections aren't garbage collectedAaron Durbin2015-03-041-5/+5
* coreboot t132: Stack init re-workFurquan Shaikh2015-03-046-39/+112
* rush: PMIC: initial AS3722 PMIC writes for RushTom Warren2015-03-041-10/+6
* t132: kick off core complex after loading MTS microcodeAaron Durbin2015-03-041-1/+47
* coreboot memrange: Two changes for zero size or empty memrangeFurquan Shaikh2015-03-042-1/+12
* cbfstool: Clean up codeStefan Reinauer2015-03-047-44/+32
* t132: load MTS microcodeAaron Durbin2015-03-044-2/+95
* Add stage information to coreboot bannerStefan Reinauer2015-03-043-9/+10
* rush: enable 128MiB MTS carveout below top of DRAMAaron Durbin2015-03-044-11/+11
* t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones2015-03-042-2/+4
* t132: Add shared romstageAaron Durbin2015-03-045-11/+10
* coreboot rush: Add dram init codeFurquan Shaikh2015-03-0412-0/+2683
* coreboot rush: Add support for basic romstageFurquan Shaikh2015-03-043-1/+11
* coreboot t132: Enable loading of romstage from CBFS mediaFurquan Shaikh2015-03-044-2/+42
* coreboot t132: Remove init pllx for nowFurquan Shaikh2015-03-042-8/+5
* coreboot t132,rush: Add mainboard specific bootblock_initFurquan Shaikh2015-03-0418-0/+1898
* cpu/amd/model_10xxx: Documentation updateTimothy Pearson2015-03-041-11/+2
* cpu/amd/model_10xxx: Refactor model detection to reduce code duplicationTimothy Pearson2015-03-044-82/+114
* coreboot t132: Add clock.c to all three stages of corebootFurquan Shaikh2015-03-033-53/+6
* cbfstool: Add the MIPS architecturePaul Burton2015-03-033-1/+3
* northbridge/amd/amdmct: Add revision D to K10 revision mask listTimothy Pearson2015-03-031-0/+1
* coreboot arm64: Correct cache function namesFurquan Shaikh2015-03-022-6/+6
* coreboot arm: Define function for setting cntfrq registerFurquan Shaikh2015-03-028-38/+172
* tegra132: Enable bootblock support in tegra132 including UART supportFurquan Shaikh2015-03-0215-8/+2501
* devicetree: Drop redundant scan_bus() opsKyösti Mälkki2015-03-011-7/+1
* devicetree: Drop dummy root_dev opsKyösti Mälkki2015-03-012-38/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-02 11:27:14 +0000