summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* mainboard: add Dell Latitude E7240Iru Cai2024-06-0817-0/+474
* soc/alderlake/romstage: Set UsbTcPortEnPreMem UPD based on devicetreeMichał Żygowski2024-06-081-0/+5
* mb/dell: Add Latitude E6430 (Ivy Bridge)Nicholas Chin2024-06-0818-0/+584
* tree: Remove unused <option.h>Elyes Haouas2024-06-082-2/+0
* sio/nuvoton: Add Kconfig for shared PS/2 portKeith Hui2024-06-081-0/+10
* mb/*: Remove old USB configurations from SNB/bd82x6x boardsKeith Hui2024-06-0862-941/+0
* nb/sandybridge,sb/bd82x6x: Configure USB from southbridge devicetreeKeith Hui2024-06-086-12/+71
* mb/asus/p8z77-m: Update USB current map to match vendorKeith Hui2024-06-082-7/+23
* mb/*: Add consolidated USB port config for SNB+MRC boardsKeith Hui2024-06-0813-2/+210
* mb/asus/p8z77-v: Apply updated USB current map to sb devicetreeKeith Hui2024-06-081-0/+16
* mb/*: Copy bd82x6x boards' USB port config into devicetreeKeith Hui2024-06-0747-2/+746
* sb/intel/bd82x6x/early_usb.c: Align native current map with MRCKeith Hui2024-06-073-4/+18
* sb/intel/bd82x6x: Make space for USB port config in devicetreeKeith Hui2024-06-071-0/+2
* nb/intel/sandybridge: Refactor pei_data building codeKeith Hui2024-06-071-40/+36
* sb/intel/bd82x6x: Allow actual USBIRx values for native USB configKeith Hui2024-06-071-0/+10
* soc/intel/cmn/cse: Support CSE sync from payloadKapil Porwal2024-06-072-0/+16
* util/smmstoretool: explain what happens when no store is foundMaciej Pijanowski2024-06-071-0/+6
* soc/mediatek/mt8173/i2c.c: Remove unused macroElyes Haouas2024-06-071-2/+0
* ec/starlabs/merlin/battery: Calculate unknown valuesSean Rhodes2024-06-071-0/+6
* ec/starlabs/merlin/battery: Check values are valid before using themSean Rhodes2024-06-071-6/+18
* ec/starlabs/merlin: Rename BRPR to B1RPSean Rhodes2024-06-075-5/+5
* ec/starlabs/merlin: Report the battery cycle count to ACPISean Rhodes2024-06-076-0/+6
* ec/starlabs/merlin/*: Remove temperature and control variablesSean Rhodes2024-06-073-6/+0
* ec/starlabs/merlin/*: Fix the size of the battery socSean Rhodes2024-06-075-9/+5
* ec/starlabs/merlin/battery: Add extended battery informationSean Rhodes2024-06-071-28/+77
* mb/google/brya/var/xol: add support for wifi sar tableYH Lin2024-06-074-0/+17
* mb/google/brox/var/brox: update thermal settings to start fan earlySumeet Pawnikar2024-06-071-7/+31
* mb/siemens/mc_apl1: Prefer include <soc/gpio.h> via <gpio.h>Elyes Haouas2024-06-071-1/+1
* mb/google/rex0: Restore SSD power sequencing GPIOs in ramstageSubrata Banik2024-06-071-0/+2
* mb/google/nissa/var/pujjoga: Add wifi sar tableLeo Chou2024-06-074-0/+15
* mb/google/nissa/var/pujjoga: Add FW_CONFIG probe for WWAN devicesLeo Chou2024-06-073-2/+51
* mb/google/dedede/var/boten: Add new supported memory partLeo Chou2024-06-073-0/+3
* spd/lp4x: Add SPD for Zilia SDVB8D8A34XGCL3N3TLeo Chou2024-06-073-0/+14
* mb/google/brask/var/bujia: fix type-c USB2 problemShon Wang2024-06-071-0/+1
* mb/starlabs/*: Add Kconfig values for battery informationSean Rhodes2024-06-073-0/+32
* mb/starlabs/labtop/cml: Increase TCC OffsetSean Rhodes2024-06-071-3/+3
* mb/starlabs/starbook/kbl: Configure the TCC Offset based on Power ProfileSean Rhodes2024-06-071-0/+3
* mb/starlabs/starbook/kbl: Use function for getting power profileSean Rhodes2024-06-071-11/+11
* mb/starlabs/starbook/cml: Switch to the merlin ECSean Rhodes2024-06-074-337/+2
* ec/starlabs/merlin/ite: Remove unused <pc80/keyboard.h>Elyes Haouas2024-06-071-1/+0
* spd/lp5: Add SPDs for MT62F1G32D2DS-023 WT:C and K3KL8L80DM-MGCUKun Liu2024-06-073-0/+26
* soc/intel/common/uart: Drop chip in favor of devicetree opsArthur Heymans2024-06-075-38/+17
* mb/**/hda_verb: Use `AZALIA_PIN_CFG_NC(0)`Angel Pons2024-06-07147-714/+714
* soc/intel/alderlake: select Kconfig MRC_CACHE_USING_MRC_VERSIONRonak Kanabar2024-06-071-0/+1
* intel/alderlake/Kconfig: Use vendorcode headers for Client ADL-N FSPRonak Kanabar2024-06-071-3/+3
* mb/cwwk/adl: Select FSP_TYPE_IOTRonak Kanabar2024-06-071-0/+1
* mb/aoostar/wtr_r1: Select FSP_TYPE_IOTRonak Kanabar2024-06-071-0/+1
* soc/intel/alderlake: Guard PchPcieClockGating & PchPciePowerGating UPDsRonak Kanabar2024-06-071-1/+1
* nb/intel/haswell: Synchronize lists of graphics PCI IDsNico Huber2024-06-061-0/+5
* doc/distributions: Update NovaCustom domainFelix Singer2024-06-061-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-01 22:21:08 +0000