summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* pistachio: Remove 50% DDR bandwidth restrictionIonela Voinescu2015-04-211-1/+1
* pistachio: Decrease DDR ODT from 75R to 50RIonela Voinescu2015-04-211-1/+1
* pistachio: clean DDR2 initialization codeIonela Voinescu2015-04-211-155/+15
* cygnus: enable serial driver for depthchargeDaisuke Nojiri2015-04-214-56/+1
* storm: print uber-sbl informationVadim Bendebury2015-04-211-0/+42
* armv7: preserve bootblock invocation parameterVadim Bendebury2015-04-213-2/+27
* ipq808x: add uber sbl parameter definitionsVadim Bendebury2015-04-211-0/+65
* urara: I2C clock and MFIO setup function for all interfacesIonela Voinescu2015-04-211-19/+25
* pistachio: add clock setup for all I2C interfacesIonela Voinescu2015-04-213-20/+20
* Unify byte order macros and clrsetbitsJulius Werner2015-04-2132-378/+92
* arm(64): Manually clean up the mess left by write32() transitionJulius Werner2015-04-2126-160/+402
* arm(64): Globally replace writel(v, a) with write32(a, v)Julius Werner2015-04-21131-2670/+2536
* arm(64): Change write32() argument order to match x86Julius Werner2015-04-216-16/+16
* arm(64): Replace write32() and friends with writel()Julius Werner2015-04-2143-507/+375
* romstage_handoff: Fix for changing CBMEM structureDuncan Laurie2015-04-211-1/+3
* veyron_{brain,danger}: Specify vboot romstage and ramstage indicesDavid Hendricks2015-04-212-2/+16
* rk3288: disable rk808 DCDC_UV_ACT_REG restart converter functionhuang lin2015-04-211-0/+5
* veyron: The ODT function is disabled for LPDDR3jinkun.hong2015-04-2110-10/+10
* veyron: Sync up SDRAM configurationsJulius Werner2015-04-2138-112/+2367
* rockchip: configure lpddr odt properlyDerek Basehore2015-04-211-4/+4
* cbfs: Print absolute offsets of loaded filesVadim Bendebury2015-04-211-2/+2
* veyron_jerry: support K4B8G1646Q-4GB and H5TC8G63XXX-4GB ddr3jinkun.hong2015-04-213-2/+156
* x86: Allow builds without ACPI tablesLee Leahy2015-04-211-0/+5
* ipq806x: i2c: stop transfer as soon as an error is reportedSourabh Banerjee2015-04-211-1/+1
* ipq806x: i2c: write function fixed to avoid spurious successSourabh Banerjee2015-04-212-1/+12
* libpayload: mips: Do not set C0_EBase_WGAndrew Bresticker2015-04-211-4/+0
* libpayload: mips: Add macros to convert to/from KSEG{0,1} addressesAndrew Bresticker2015-04-213-37/+12
* arch/mips: simplify cache operationsIonela Voinescu2015-04-213-49/+35
* rk3288: support single channel ddrjinkun.hong2015-04-211-1/+4
* libpayload: mips: Use KSEG1 to access DMA-coherent memoryAndrew Bresticker2015-04-211-1/+1
* libpayload: mips: Set BASE_ADDRESS to 0Andrew Bresticker2015-04-211-1/+1
* urara: Identity map DRAM/SRAMAndrew Bresticker2015-04-213-11/+51
* mips: Allow memory to be identity mapped in the TLBAndrew Bresticker2015-04-214-0/+240
* broadwell: Clear USB3.0 PORTSC status bits in sleep_prepare.Todd Broch2015-04-211-0/+9
* broadwell: indent xhci codePatrick Georgi2015-04-211-17/+17
* broadwell: Skip pre-graphics delay in resume pathDuncan Laurie2015-04-211-4/+7
* broadwell: Implement Recovery ButtonRyan Lin2015-04-211-0/+4
* Arrange CBMEM table entries' IDs alphanumericallyVadim Bendebury2015-04-211-50/+50
* urara: add config of SPI bus and correct selection of winbond flashIonela Voinescu2015-04-211-1/+5
* imgtec/pistachio: Add spi_crop_chunk()Patrick Georgi2015-04-211-0/+5
* gigabyte/ga-b75m-d3v: Add GIGABYTE GA-B75M-D3V mainboardDamien Zammit2015-04-2021-0/+1470
* southbridge/intel/bd82x6x: Add LPC id 0x1e49 for B75 chipsetDamien Zammit2015-04-201-1/+1
* mainboard/lenovo/t430s,t530,x230:enable usb3, set xhci overcurrent mappingNicolas Reinecke2015-04-203-0/+9
* southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke2015-04-203-0/+6
* build system: improve portability by not relying on extraordinary dd optionsPatrick Georgi2015-04-201-1/+1
* Kconfig: rename CONSOLE_SERIAL_UART to DRIVERS_UARTPatrick Georgi2015-04-2016-16/+16
* purin: add ns16550 driverDaisuke Nojiri2015-04-205-387/+151
* console: copy ns16550 driver from u-bootDaisuke Nojiri2015-04-202-0/+479
* chromeos: vboot2: Add TPM PCR extension supportJulius Werner2015-04-204-2/+42
* vboot2 workbuf alignment is now 16 bytes, not 8Bill Richardson2015-04-202-3/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-04 19:58:08 +0000