summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* coreinfo: Use regular `if` over `#if` for `IS_ENABLED`Nicola Corna2017-06-271-3/+2
* soc/intel/quark: We're not Broadwell anymoreStefan Reinauer2017-06-271-1/+1
* northbridge/amd/pi: Arithmetics is not logicStefan Reinauer2017-06-272-2/+2
* README: Update requirementsStefan Reinauer2017-06-271-0/+2
* amd/amdfam10: Remove dead codeStefan Reinauer2017-06-271-7/+0
* drivers/spi: Don't disable non-existent warnings on clangStefan Reinauer2017-06-271-0/+2
* vendorcode/amd: Satisfy clang's bracing requirementsStefan Reinauer2017-06-275-10/+10
* vendorcode/amd: Make compiler intrinsics clang friendlyStefan Reinauer2017-06-271-0/+14
* libpayload/drivers/usb/ohci_private.h: Add brackets around macroElyes HAOUAS2017-06-271-2/+2
* mainboard/lenovo/x220: allow to use libgfxinitAlexander Couzens2017-06-273-0/+24
* include/device: Add pci ids for Intel CNLLijian Zhao2017-06-271-1/+64
* cpu/x86/smm: allow SSE instructions in SMM modulesAaron Durbin2017-06-273-4/+81
* sb/intel/bd82x6x: Fill in acpi_namePatrick Rudolph2017-06-277-0/+64
* nb/intel/sandybridge: Fill in acpi_namePatrick Rudolph2017-06-272-1/+24
* util/blobtool: add spec files for DDR3 SPDsMartin Roth2017-06-272-0/+467
* 3rdparty/chromeec: Update submodule to upstream masterMartin Roth2017-06-271-0/+0
* mb/google: Remove ChromeEC builds for auron and rambiMartin Roth2017-06-272-5/+1
* mainboard/google/poppy: Update world facing camera sensorV Sowmya2017-06-271-2/+3
* mainboard/google/poppy: Add clock frequency for camera sensorsV Sowmya2017-06-271-0/+9
* util/crossgcc: Fix building gcc 6.3.0 with clangPatrick Georgi2017-06-271-0/+11
* crossgcc: Fix building with clang++ in the presence of gccPatrick Georgi2017-06-271-4/+9
* libpayload: corebootfb: Add null check for framebuffer addressDuncan Laurie2017-06-271-0/+2
* lib/coreboot_tables: Zero framebuffer structureDuncan Laurie2017-06-271-1/+1
* soc/intel/skylake: storage: Use word access for power state registersDuncan Laurie2017-06-271-19/+17
* soc/intel/skylake: storage: Add 2ms delay before exiting D3Duncan Laurie2017-06-271-0/+2
* 3rdparty/blobs: Update submoduleMartin Roth2017-06-271-0/+0
* libpayload: Enable building libpayload with march=i586Lee Leahy2017-06-262-1/+9
* buildgcc: Allow environment to override $CC/$CXXNico Huber2017-06-261-26/+82
* vendorcode/amd: Drop multiple copies of gcc-intrin.hStefan Reinauer2017-06-2621-5546/+11
* vendorcode/amd: Unify gcc-intrin.hStefan Reinauer2017-06-269-1446/+572
* libpayload/configs: Add configuration for GalileoLee Leahy2017-06-261-0/+6
* soc/intel/fsp_baytrail/include/soc/pci_devs.h: Add brackets around macroElyes HAOUAS2017-06-261-2/+2
* amd/gardenia: Fix most checkpatch errorsMarshall Dawson2017-06-269-116/+131
* amd/gardenia: Switch to soc/amd/stoneyridgeMarc Jones2017-06-2612-136/+75
* soc/amd/stoneyridge: Add northbridge supportMarc Jones2017-06-2622-18/+1803
* soc/amd/stoneyridge: Add CPU filesMarc Jones2017-06-2616-14/+975
* soc: Add AMD Stoney Ridge southbridge codeMarc Jones2017-06-2648-1/+5008
* rockchip/rk3399: update the ddr 200MHz frequency configurationCaesar Wang2017-06-261-1/+1
* crossgcc/buildgcc: update file location codeMartin Roth2017-06-251-6/+6
* xcompile: Fix clang compiler runtime detectionStefan Reinauer2017-06-251-3/+15
* soc/intel/skylake: Remove post SMM Relocation uCode loadingBarnali Sarkar2017-06-231-20/+1
* soc/intel/skylake: Use CPU MP Init Common codeBarnali Sarkar2017-06-234-97/+22
* soc/intel/common/block: Add common MP Init codeBarnali Sarkar2017-06-236-1/+247
* siemens/mc_apl1: Enable decoding for COM 3 on LPCMario Scheithauer2017-06-231-3/+3
* siemens/mc_apl1: Disable XDCIMario Scheithauer2017-06-231-1/+1
* crossgcc: cosmetic overhaul of outputStefan Reinauer2017-06-221-5/+6
* crossgcc: Rename print_stable to print_supportedStefan Reinauer2017-06-221-6/+6
* cpu/allwinner/a10/clock.h: Add missing bracketElyes HAOUAS2017-06-221-1/+1
* sb/amd/rs780/gfx.c: Add brackets around macroElyes HAOUAS2017-06-221-2/+2
* cpu/x86: Use do while loopPaul Menzel2017-06-221-5/+2