summaryrefslogtreecommitdiffstats
path: root/configs/config.google_skyrim.with_binaries
Commit message (Collapse)AuthorAgeFilesLines
* configs: Clean up config.google.skyrim.with_binaries defconfigMatt DeVillier2023-10-051-14/+2
| | | | | | | | | | | Drop the Cezanne FSP binaries (which were just placeholders), as well as all other defaults removed when running 'make savedefconfig' Change-Id: I6d355b838d30dca64a9e6206eb6000763cc105a1 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/78195 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
* abuild:skyrim: Remove the setting for AMD FW base in configsZheng Bao2023-08-311-1/+0
| | | | | | | | Change-Id: I56e0501b511866b8ccc200b55620f87883e12067 Signed-off-by: Zheng Bao <fishbaozi@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/77518 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
* configs: Build test STB features on google skyrimMartin Roth2022-11-101-0/+2
| | | | | | | | | | | | | | - Update the google_skyrim.with_binaries to test printing the STB entries. - Add a new saved config to test building without video, building using an x86 verstage, and STB_SPILL_TO_DRAM Signed-off-by: Martin Roth <gaumless@gmail.com> Change-Id: Idddcf2441b91b79575e5dfed1cc56d207234205b Reviewed-on: https://review.coreboot.org/c/coreboot/+/68928 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Reviewed-by: Jon Murphy <jpmurphy@google.com>
* configs: Add skyrim config with binariesMartin Roth2022-10-221-0/+29
We've seen failures because the binaries were not being built into the image. In particular, the APCB is modified by the coreboot build process, so if the APCB isn't built correctly to support the correct number of SPDs, the build can fail. The mendocino FSP binaries are not yet pushed, so the build is currently pointing at the cezanne binaries. The mendocino FSP will be pushed when the mendocino chips are released for sale. Signed-off-by: Martin Roth <gaumless@gmail.com> Change-Id: I31d11c5327416f4339930373c447531ae9f79d28 Reviewed-on: https://review.coreboot.org/c/coreboot/+/68320 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jon Murphy <jpmurphy@google.com>