index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
arch
/
riscv
/
virtual_memory.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
src: Remove unused '#include <stdint.h>'
Elyes HAOUAS
2020-05-13
1
-1
/
+0
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/arch/riscv: Convert to SPDX license header
Patrick Georgi
2020-03-06
1
-12
/
+2
*
arch/riscv: Don't set FPU state to "dirty"
Jonathan Neuschäfer
2018-12-19
1
-5
/
+0
*
arch/riscv: Don't hardcode CSR numbers anymore
Jonathan Neuschäfer
2018-12-18
1
-7
/
+2
*
riscv: don't write to mstatus.XS
Xiang Wang
2018-09-16
1
-1
/
+0
*
arch/riscv: Configure delegation only if S-mode is supported
Jonathan Neuschäfer
2018-09-15
1
-5
/
+7
*
arch/riscv: Delegate the page fault exceptions
Jonathan Neuschäfer
2018-02-20
1
-0
/
+3
*
arch/riscv: Update encoding.h and adjust related code
Jonathan Neuschäfer
2018-02-20
1
-3
/
+3
*
arch/riscv: Don't set up virtual memory
Jonathan Neuschäfer
2018-02-20
1
-232
/
+0
*
arch/riscv: Remove the current SBI implementation
Jonathan Neuschäfer
2017-12-02
1
-29
/
+6
*
riscv: Update register address
wxjstz
2017-09-26
1
-3
/
+2
*
riscv: enable counters via m[us]counteren
Ronald G. Minnich
2016-12-20
1
-10
/
+8
*
riscv: Add support for timer interrupts
Ronald G. Minnich
2016-12-18
1
-2
/
+11
*
riscv: map first 4GiB of physical address space
Ronald G. Minnich
2016-11-20
1
-12
/
+76
*
riscv: add a variable to control trap management
Ronald G. Minnich
2016-11-14
1
-10
/
+16
*
RISCV: Clean up the common architectural code
Ronald G. Minnich
2016-10-24
1
-14
/
+32
*
arch/riscv: Map the kernel space into RAM (2GiB+)
Jonathan Neuschäfer
2016-08-23
1
-3
/
+3
*
arch/riscv: Implement the SBI again
Jonathan Neuschäfer
2016-08-23
1
-1
/
+2
*
arch/riscv: Enable U-mode/S-mode counters (stime, etc.)
Jonathan Neuschäfer
2016-08-23
1
-0
/
+4
*
arch/riscv: Delegate exceptions to supervisor mode if appropriate
Jonathan Neuschäfer
2016-08-23
1
-0
/
+10
*
arch/riscv: Print the page table structure after construction
Jonathan Neuschäfer
2016-08-23
1
-8
/
+77
*
arch/riscv: Fix the page table setup code
Jonathan Neuschäfer
2016-08-11
1
-2
/
+5
*
arch/riscv: Update encoding.h and dependent files
Jonathan Neuschäfer
2016-08-11
1
-9
/
+8
*
arch/riscv: Add include/arch/barrier.h
Jonathan Neuschäfer
2016-08-02
1
-2
/
+3
*
arch/riscv: Only initialize virtual memory if it's available
Jonathan Neuschäfer
2016-07-28
1
-10
/
+16
*
arch/riscv: Remove enter_supervisor
Jonathan Neuschäfer
2016-07-18
1
-5
/
+0
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
riscv-virtual-memory: move page tables into virtual address space
Thaminda Edirisooriya
2015-09-16
1
-1
/
+1
*
riscv-virtual-memory: Add virtual memory setup
Thaminda Edirisooriya
2015-09-10
1
-0
/
+142