summaryrefslogtreecommitdiffstats
path: root/src/cpu
Commit message (Expand)AuthorAgeFilesLines
* acpi/Kconfig: move \_SB scope out of ACPI_CPU_STRINGFelix Held2023-05-131-1/+1
* cpu,nb/amd/pi/00730F01: dynamically generate CPU devicesFelix Held2023-05-132-48/+8
* treewide: Add missing include guards to chip.hJan Samek2023-04-283-0/+15
* cpu/intel/speedstep: Separate single SSDT CPU entryKyösti Mälkki2023-04-261-35/+43
* cpu/amd/pi/00730F01: rename fixme.c to cpu_io_init.cFelix Held2023-04-222-2/+2
* cpu/amd/pi/00730F01/fixme: replace some magic numbersFelix Held2023-04-211-4/+6
* cpu/amd/pi/00730F01/fixme: use coreboot's PCI access functionsFelix Held2023-04-211-36/+13
* include/cpu/amd/mtrr: rename functions to get top of memory regionsFelix Held2023-04-211-1/+1
* src/cpu/power9: move part of scom.h to scom.cSergii Dmytruk2023-04-181-16/+18
* cpu,soc/intel: Separate single SSDT CPU entryKyösti Mälkki2023-04-173-51/+60
* cpu,soc/intel: Sync ACPI CPU object implementationsKyösti Mälkki2023-04-143-31/+19
* cpu,soc/intel: Use acpigen_write_processor_device()Elyes Haouas2023-04-143-12/+12
* cpu/intel/speedstep: Refactor P-state coordinationKyösti Mälkki2023-04-141-7/+12
* intel/i82371eb,speedstep: Use dev_count_cpu()Kyösti Mälkki2023-04-141-13/+1
* cpu/x86/mp_init.c: Set topology on BSPArthur Heymans2023-04-131-0/+1
* cpu/x86/topology: Add code to fill in topology on struct pathArthur Heymans2023-04-063-0/+109
* cpu/mp_init.c: Only enable CPUs once they execute codeArthur Heymans2023-04-061-0/+2
* cpu/smm_module_loader.c: Fix up CPU index locallyArthur Heymans2023-04-062-18/+16
* cpu/x86/mp_init.c: Generate a C header to get start32 offsetArthur Heymans2023-04-065-9/+27
* cpu/x86/mp_init.c: Keep track of initial lapic ID inside device_pathArthur Heymans2023-04-061-14/+11
* cpu/x86/64bit/Makefile: use all_x86 make targetFelix Held2023-04-041-5/+1
* cpu/x86/64bit/Makefile: use verstage_x86 make targetFelix Held2023-04-041-3/+1
* cpu/x86/lapic,pae,tsc/Makefile: use all_x86 targetFelix Held2023-04-043-20/+4
* cpu/x86/cache: CLFLUSH programs to memory before runningArthur Heymans2023-03-134-0/+66
* mp_init: Wait longer for APs to check inPatrick Rudolph2023-03-101-2/+3
* cpu/x86,amd: drop unused LOGICAL_CPUS Kconfig symbolFelix Held2023-03-082-15/+9
* cpu/x86/smm: Add PCI resource store functionalityRobert Zieba2023-03-055-0/+99
* tree: Move 'asmlinkage' before type 'void'Elyes Haouas2023-02-271-1/+1
* cpu/amd/pi/00730F01/model_16_init: use CPUID_FROM_FMS macroFelix Held2023-02-171-1/+1
* cpu/amd/pi/00730F01/model_16_init: use CPUID_ALL_STEPPINGS_MASKFelix Held2023-02-171-2/+1
* cpu/x86/smm: Enable setting SMM console log level from mainboardJohnny Lin2023-02-153-0/+24
* arch/x86/include/cpu: introduce CPU_TABLE_END CPU table terminatorFelix Held2023-02-0917-19/+17
* cpu/intel/model_206ax/model_206ax_init: use CPUID_ALL_STEPPINGS_MASKFelix Held2023-02-081-10/+2
* arch/x86/cpu: introduce and use device_match_maskFelix Held2023-02-0817-108/+119
* mb/samsung: Enable VBOOT_VBNV_FLASHYu-Ping Wu2023-02-082-2/+0
* src: Move POST_BOOTBLOCK_CAR to common postcodes and use itMartin Roth2023-02-071-2/+1
* tree: Drop repeated wordsAlexander Goncharov2023-02-071-2/+2
* treewide: Remove unused <cpu/amd/msr.h>Elyes Haouas2023-01-091-1/+0
* cpu/x86: Set up a separate stack for APsArthur Heymans2022-12-232-2/+11
* Add option to use Ada code in romstageJeremy Compostella2022-12-171-0/+13
* cpu/intel: Fix clearing MTRR for clang 64bitArthur Heymans2022-12-163-15/+18
* cpu/x86/mtrr: rename local cpu_idx variable and make it constFelix Held2022-12-161-2/+2
* cpu/x86/mtrr: use lapicid instead of cpu_index callsFelix Held2022-12-151-5/+6
* cpu/x86/mp_init.c: Improve AP entry pointArthur Heymans2022-12-141-3/+10
* cpu/intel/206ax: Fix generating C state entriesArthur Heymans2022-12-141-1/+1
* cpu/x86/mtrr/mtrr: fix printk format stringsFelix Held2022-12-121-4/+4
* cpu/x86/mtrr: Print cpu index number when set up MTRRs for BSP/APsKane Chen2022-12-121-5/+6
* cpu/cpu.h: Change the function signatureArthur Heymans2022-12-101-9/+1
* mb,sb,soc/intel: Drop useless IO trap handlersKyösti Mälkki2022-12-071-3/+0
* cpu/intel/speedstep: Have nb and sb code provide c5/c6/slfmArthur Heymans2022-12-052-22/+3