index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
include
/
cpu
/
intel
Commit message (
Expand
)
Author
Age
Files
Lines
*
intel/microcode.h: Fix typo in comment: micr*o*code
Paul Menzel
2013-04-03
1
-1
/
+1
*
intel microcode: split up microcode loading stages
Aaron Durbin
2013-03-19
1
-0
/
+7
*
Intel: Replace MSR 0xcd with MSR_FSB_FREQ
Patrick Georgi
2013-02-11
1
-0
/
+3
*
speedstep: Deduplicate some MSR identifiers
Patrick Georgi
2013-02-09
1
-0
/
+3
*
Overhaul speedstep code
Nico Huber
2012-11-05
1
-0
/
+74
*
Merge cpu/intel/acpi.h into cpu/intel/speedstep.h
Nico Huber
2012-11-01
2
-24
/
+7
*
buildsystem: Make CPU microcode updating more configurable
Alexandru Gagniuc
2012-09-05
1
-1
/
+1
*
Add code to read Intel microcode from CBFS
Vadim Bendebury
2012-07-24
1
-1
/
+10
*
Intel CPUs: execute microcode update only once per core
Kyösti Mälkki
2012-07-02
1
-0
/
+1
*
Revamp Intel microcode update code
Stefan Reinauer
2012-04-26
1
-0
/
+21
*
Fixes and Sandybridge support for lapic cpu init
Stefan Reinauer
2012-04-06
1
-0
/
+3
*
Add support for Intel Turbo Boost feature
Stefan Reinauer
2012-04-03
1
-0
/
+44
*
cpu/intel/slot_1: Init L2 cache on SECC(2) CPUs.
Keith Hui
2011-08-04
1
-0
/
+101
*
factor out cpu power management base into a separate file. And fix a bug in
Stefan Reinauer
2010-12-11
1
-0
/
+31
*
For completeness sake: License header.
Patrick Georgi
2010-11-18
1
-0
/
+19
*
Move Intel power management related defines to some central location.
Patrick Georgi
2010-11-17
1
-0
/
+5
*
fix compiler warnings (trivial)
Stefan Reinauer
2009-01-20
1
-1
/
+1
*
- Renamed cpu header files
Eric Biederman
2004-10-14
2
-0
/
+8