| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add support for enabling PCIe Common Clock and ASPM | Duncan Laurie | 2012-03-29 | 1 | -0/+7 |
| * | Since some people disapprove of white space cleanups mixed in regular commits | Stefan Reinauer | 2010-04-27 | 1 | -5/+5 |
| * | add define for Role-Based Error Reporting to PCIe defines (trivial) | Stefan Reinauer | 2009-04-21 | 1 | -0/+1 |
| * | AMD Rev F support | Yinghai Lu | 2006-10-04 | 1 | -0/+1 |
| * | eric patch | Yinghai Lu | 2005-07-08 | 1 | -0/+191 |
| * | - Update the device header files | Eric Biederman | 2004-10-14 | 1 | -6/+6 |
| * | - Moved hlt() to it's own header. | Eric Biederman | 2004-03-11 | 1 | -1/+3 |
| * | - First pass at code for generic link width and size determination | Eric Biederman | 2003-07-21 | 1 | -1/+12 |
| * | - Add pci_def.h so romcc compiled files can also get at the | Eric Biederman | 2003-05-21 | 1 | -0/+264 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |