summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/beltino
Commit message (Expand)AuthorAgeFilesLines
* mainboard/google: Remove copyright noticesPatrick Georgi2020-03-1834-39/+0
* chromeos: stop sharing write protect GPIO with depthchargeJoel Kitching2020-03-071-2/+0
* mb/google: Fix typosElyes HAOUAS2020-02-245-5/+5
* mb/google/{beltino,jecht}: Drop SIO configuration linesNico Huber2020-01-071-4/+0
* mb/google/beltino/**/hda_verb.c: Correct pin configsAngel Pons2020-01-025-15/+15
* mb/google/beltino/**/hda_verb.c: remove preprocessor guardsAngel Pons2020-01-025-25/+0
* mb/**/hda_verb.{c,h}: use denary numerals for codec IDsAngel Pons2020-01-025-55/+55
* mb/**/dsdt.asl: Remove outdated sleepstates.asl commentAngel Pons2019-12-311-1/+0
* mb/*/*/acpi_tables: Remove unnecessary function callPeter Lemenkov2019-12-271-23/+17
* mb/**/dsdt.asl: Remove "Some generic macros" commentAngel Pons2019-12-211-1/+0
* src/mainboard: Remove unused '#include <device/pci.h>'Elyes HAOUAS2019-12-203-3/+0
* mb/*/{BiosCallOuts,mainboard,romstage}.c: Remove unused <device/pci_{def,ops}.h>Elyes HAOUAS2019-12-191-1/+0
* mb/google/beltino: Add VBTs for all variantsMatt DeVillier2019-12-163-0/+6
* mainboard/google: Remove unused include <stdlib.h>Elyes HAOUAS2019-11-286-11/+0
* google/beltino: add libgfxinit supportMatt DeVillier2019-11-273-0/+33
* Kconfig: comply to Linux 5.3's Kconfig language rulesPatrick Georgi2019-11-231-1/+1
* sb/intel/lynxpoint: Use sb/intel/common/platform.aslArthur Heymans2019-11-041-1/+1
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-1/+1
* src: Use 'include <boot/coreboot_tables.h>' when appropriateElyes HAOUAS2019-10-271-1/+0
* mb: remove test-only HWIDsHung-Te Lin2019-09-301-9/+0
* src/mainboard: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-161-1/+0
* src/mainboard: Remove not used #include <elog.h>Elyes HAOUAS2019-09-151-1/+0
* src: Remove unneeded include <arch/interrupt.h>Elyes HAOUAS2019-09-111-1/+0
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+1
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-2/+1
* mb/*/chromeos.c: Remove some ENV_RAMSTAGE and __SIMPLE_DEVICE__Kyösti Mälkki2019-07-251-19/+4
* arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki2019-07-091-1/+1
* mb/google/{misc}: set default SMBIOS manufacturerMatt DeVillier2019-05-291-0/+4
* mainboard: remove "recovery" gpio, selectively add "presence" gpio.Matt Delco2019-05-131-1/+1
* mb/google: Remove unused 'include <smbios.h>'Elyes HAOUAS2019-05-061-2/+1
* src: Use include <console/console.h> when appropriateElyes HAOUAS2019-04-231-1/+1
* nb/intel/haswell: Add an option for where verstage startsArthur Heymans2019-04-211-0/+1
* chromeos: clean up "recovery" and "write protect" GPIOsJoel Kitching2019-04-111-2/+3
* vboot: remove Kconfig option VBOOT_PHYSICAL_REC_SWITCHJoel Kitching2019-04-041-1/+0
* vboot: deprecate physical dev switchJoel Kitching2019-03-271-1/+0
* mb/*/chromeos.c: Be explicit about code for ramstageKyösti Mälkki2019-03-211-1/+1
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-205-5/+0
* src: Drop unused 'include <arch/ioapic.h>'Elyes HAOUAS2019-03-131-1/+0
* src: Drop unused 'include <arch/acpigen.h>'Elyes HAOUAS2019-03-121-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-082-2/+2
* Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki2019-03-061-1/+1
* mainboard: Enable PRESERVE flag in all vboot/chromeos FMD filesHung-Te Lin2019-03-051-4/+4
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-042-2/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-012-0/+2
* mb/*/chromeos.c: Fix PRE_RAM and unify styleKyösti Mälkki2019-01-041-13/+12
* mainboard: Remove useless include <device/pci_ids.h>Elyes HAOUAS2018-12-191-1/+0
* sb/intel/lynxpoint: Move `HAVE_SMI_HANDLER` to southbridge KconfigTristan Corrick2018-12-031-1/+0
* sb/intel/lynxpoint: Make the finalise handler commonTristan Corrick2018-12-031-23/+0
* cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans2018-11-301-1/+1
* cpu/intel/haswell: Rework acpi/cpu.aslArthur Heymans2018-11-301-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-15 06:28:31 +0000