summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/dg43gt
Commit message (Expand)AuthorAgeFilesLines
* mb/**/gma-mainboard.ads: Use SPDX for GPL-2.0-or-laterAngel Pons2020-03-201-12/+1
* mainboard/[g-p]*: Remove copyright noticesPatrick Georgi2020-03-189-14/+0
* 3rdparty/libgfxinit: Update submodule pointerNico Huber2020-03-091-1/+0
* mb/intel/*/acpi_tables.c: Remove unneeded includesElyes HAOUAS2020-01-131-2/+0
* mb/intel/dg43gt: Make devicetree prettierAngel Pons2020-01-101-42/+40
* mb/*/*/acpi_tables: Don't zero out gnvs againPeter Lemenkov2019-12-311-2/+0
* mb/**/dsdt.asl: Remove outdated sleepstates.asl commentAngel Pons2019-12-311-1/+0
* arch/x86: Make X86 stages select ARCH_X86Arthur Heymans2019-12-161-1/+0
* nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-152-1/+5
* nb/intel/x4x: Move boilerplate romstage to a common locationArthur Heymans2019-11-151-38/+8
* sb/intel/i82801jx: Move early sb init to a common placeArthur Heymans2019-11-141-15/+3
* sb/intel/i82801jx: Add common code for LPC decodeArthur Heymans2019-11-122-14/+4
* mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'Elyes HAOUAS2019-11-111-1/+0
* mb/*/*{i82801ix}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-042-29/+1
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-1/+1
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+1
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-3/+1
* sb/intel/i82801jx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph2019-04-131-0/+1
* src/mainboard/*/*/cstates.c: Drop unused includesElyes HAOUAS2019-03-131-2/+0
* mb/{asus/p5qc,intel/dg43gt}: Remove unneeded include i82801jx.hElyes HAOUAS2019-03-071-2/+0
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* sb/intel/common: Show "Add gigabit ethernet firmware" only for boards that ne...Jan Tatje2019-01-251-0/+1
* mb: Move timestamp_add_now to northbridge x4xElyes HAOUAS2019-01-101-7/+0
* cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans2019-01-091-3/+0
* mb/intel/dg43gt: Program the subsystemidArthur Heymans2019-01-031-0/+1
* mb: Set coreboot as DSDT's manufacturer model IDElyes HAOUAS2018-11-231-2/+3
* ACPI: Fix DSDT's revision fieldElyes HAOUAS2018-11-211-1/+1
* sb/intel/i82801jx: Use macros for LPC_ENArthur Heymans2018-10-151-1/+4
* mb/intel/dg43gt/dsdt.asl: fix globalnvs.asl include pathStefan Tauner2018-09-051-1/+1
* mb/*/*/cmos.default: Decrease debug_level to 'Debug'Elyes HAOUAS2018-08-151-1/+1
* mb/intel/dg43gt: Enable the GBEArthur Heymans2018-08-131-1/+1
* mb/intel/dg43gt: Expose some SIO devices via ACPIArthur Heymans2018-07-031-1/+27
* sb/intel/i82801{g,j}x: Automatically generate ACPI PIRQ tablesArthur Heymans2018-06-291-95/+0
* nb/intel/x4x: Deprecate native graphic initArthur Heymans2018-06-141-2/+0
* mb/*/*: Enable libgfxinit on x4x boardsArthur Heymans2018-06-143-0/+33
* drivers/intel/gma: Unify VBT related Kconfig namesNico Huber2018-06-121-1/+1
* mb/*/*/acpi_tables.c: Remove unneeded includesElyes HAOUAS2018-06-111-10/+2
* mb/*/*: Add a few VBT filesArthur Heymans2018-06-062-0/+1
* mb/intel: Get rid of whitespace before tabElyes HAOUAS2018-06-041-1/+1
* nb/intel/x4x: Change memory layout to improve MTRRArthur Heymans2018-05-011-1/+0
* mb/intel/dg43gt/devicetree.cb: Use tabs over spacesElyes HAOUAS2018-04-111-6/+6
* mb/*/*/cmos.layout: Fix the values for the console levelArthur Heymans2018-01-261-9/+9
* nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeoutArthur Heymans2018-01-051-3/+0
* mb/intel/dg43gt: Add romstage timestampsArthur Heymans2017-09-231-0/+6
* mb/intel/dg43gt: Set SuperIO gpio correctlyArthur Heymans2017-09-231-5/+9
* mb/*/*: Remove rtc nvram configurable baud rateArthur Heymans2017-09-232-12/+1
* mb/intel/dg43gt: Fix smbus IRQArthur Heymans2017-09-121-0/+4
* mb/intel/dg43gt: Select right gmbus port for VGA outputArthur Heymans2017-09-121-0/+1
* mb/intel/dg43gt: Configure clockgenArthur Heymans2017-09-122-1/+14
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-27 04:27:44 +0000