summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel
Commit message (Expand)AuthorAgeFilesLines
* mb/intel/ehlcrb: Update FIVR configsLean Sheng Tan2021-07-211-0/+16
* mb/intel/adlrvp: Enable I2S audio codecs on ADL-M RVPAnil Kumar2021-07-214-1/+88
* mb/{google, intel}: Make use of `cpu/intel/cpu_ids.h'Subrata Banik2021-07-191-1/+1
* mb/intel/adlrvp: Update PMC Descriptor for Alder lake A0(906a0h) siliconSridhar Siricilla2021-07-171-0/+86
* mb/intel/adlrvp: Disable xDCI in devicetreeMonika A2021-07-151-1/+0
* intel/kblrvp: Move lockdown config to baseboard devicetreeFelix Singer2021-07-134-15/+4
* mb/intel/kblrvp/variants: Fix indentation and remove empty linesFelix Singer2021-07-132-3/+1
* mb/intel/adlrvp_m: Enable EC software syncThejaswani Putta2021-07-121-1/+1
* mb/intel/tglrvp: Update Power Limit2 minimum valueSumeet Pawnikar2021-07-082-2/+2
* mb/intel/adlrvp_m: Remove ASL code and enable dynamic SSDT creation for camer...Varshit B Pandya2021-07-052-3/+104
* mb/intel/adlrvp: Remove ASL code and enable dynamic SSDT creation for camera ...Varshit B Pandya2021-07-054-506/+104
* mb/intel/adlrvp: Update the FIVR configurationsV Sowmya2021-07-051-0/+15
* soc/intel/elkhartlake: Enable PCH GBELean Sheng Tan2021-06-301-0/+4
* ec/google: Use EC_HOST_EVENT_NONERob Barnes2021-06-301-3/+3
* mb/intel/adlrvp_m: Enable TCSS USB ports device pathBernardo Perez Priego2021-06-281-1/+15
* soc/intel/alderlake: Update mainboard_memory_init_params() argumentSubrata Banik2021-06-242-5/+5
* mb/intel/sm: Skip FSP to program UART0Subrata Banik2021-06-231-1/+1
* mb/intel/adlrvp: Update Mainboard part number and VendorMeera Ravindranath2021-06-221-1/+5
* mb/intel/ehlcrb: Change default romsize and remove chromeos.fmdLean Sheng Tan2021-06-182-44/+1
* mb/intel/adlrvp_m: Remove DP_HPD 1 & 2 definition from devicetreeBernardo Perez Priego2021-06-171-4/+0
* mb/intel/adlrvp_m: Configure DP_HPD as PAD_NC and disable DdiPortHpdBernardo Perez Priego2021-06-172-1/+7
* broadwell boards: Use Haswell hostbridge.aslAngel Pons2021-06-161-1/+1
* soc/intel/alderlake/romstage: Update display UPDs based on InternalGfxSubrata Banik2021-06-163-19/+13
* soc/intel/broadwell/pch: Replace ACPI device NVSAngel Pons2021-06-141-1/+0
* mb/intel/adlrvp: Add board id for MR DDR5 SKUDeepti Deshatty2021-06-144-4/+8
* mb/*/mptable.c: Use smp_write_pci_intsrc()Kyösti Mälkki2021-06-141-17/+17
* mb/*/mptable.c: Replace magic constantsKyösti Mälkki2021-06-141-19/+19
* cpu/x86/lapic: Replace LOCAL_APIC_ADDR referencesKyösti Mälkki2021-06-111-1/+1
* soc/intel/tigerlake: Move MAX_CPUS to KconfigAndy Pont2021-06-101-4/+0
* soc/intel/adl: Add SKU specific power limits supportSumeet Pawnikar2021-06-071-5/+0
* sb/intel/bd82x6x: Drop P_LVLx support in FADTAngel Pons2021-06-071-2/+0
* bd82x6x boards: Drop redundant `c2_latency`Angel Pons2021-06-071-1/+0
* mb/intel/sm: Use device aliasesSubrata Banik2021-06-051-73/+40
* mb/intel/adlrvp: Use device aliasesSubrata Banik2021-06-054-151/+88
* mb/intel/{adlrvp, sm}: Remove ADL-S devices from ADL-P/M devicetree.cbSubrata Banik2021-06-053-30/+0
* soc/intel/elkhartlake: Update FSP-S storage related configsLean Sheng Tan2021-06-041-0/+12
* soc/intel/elkhartlake: Update FSP-S UPD RP & USB related configsLean Sheng Tan2021-06-041-1/+18
* soc/intel/elkhartlake: Update FSP-S UPD configs for graphic & chipsetLean Sheng Tan2021-06-041-0/+14
* mb/intel/adlrvp_m: Enable LTR for PCIEBernardo Perez Priego2021-06-011-4/+8
* soc/intel/elkhartlake: Update FSP-S UPD LPSS related configsTan, Lean Sheng2021-06-011-3/+61
* mb/intel/adlrvp_m: add ec device entry to devicetreeBora Guvendik2021-05-301-0/+7
* soc/intel/elkhartlake: Update FSP-M UPD related configsTan, Lean Sheng2021-05-301-0/+42
* mb/intel/adlrvp_m: Disable unused TBT ports from device treeBernardo Perez Priego2021-05-281-3/+3
* mb/intel/ehlcrb: Upload EHL CRB GPIO configsTan, Lean Sheng2021-05-281-2/+256
* mb/intel/shadowmountain: Update mainboard propertiesJohn Zhao2021-05-181-1/+8
* mb/intel/shadowmountain: Remove power_gpio from baseboardJohn Zhao2021-05-181-6/+1
* mainboard: Use decimal for `device lapic 0x0 on`Angel Pons2021-05-182-2/+2
* mainboard: Use decimal for `device domain 0x0 on`Angel Pons2021-05-181-1/+1
* mainboard: Use decimal for `device cpu_cluster 0x0 on`Angel Pons2021-05-181-1/+1
* soc/intel/alderlake: mb/intel/sm: Add tcss codeDeepti Deshatty2021-05-181-2/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-06 19:24:01 +0000