index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
siemens
/
mc_apl1
Commit message (
Expand
)
Author
Age
Files
Lines
*
mb/siemens/mc_apl3: Enable LPSS UART 1
Mario Scheithauer
2019-07-12
1
-2
/
+3
*
mb/siemens/{baseboard,mc_apl3,mc_apl4,mc_apl5}: Fix GPIO_168
Mario Scheithauer
2019-07-11
4
-4
/
+4
*
mb/siemens/{mc_apl1,...,mc_apl5}: Reduce eMMC bus speed mode
Mario Scheithauer
2019-07-11
5
-5
/
+5
*
siemens/mc_apl5: Change PTN interface settings
Mario Scheithauer
2019-06-21
1
-1
/
+2
*
siemens/mc_apl5: Enable TPM support
Mario Scheithauer
2019-06-21
3
-2
/
+9
*
siemens/mc_apl5: Add own GPIO table
Mario Scheithauer
2019-06-06
2
-0
/
+420
*
src/mainboard: Add missing 'include <types.h>'
Elyes HAOUAS
2019-05-29
8
-0
/
+8
*
mb/siemens/mc_apl2: Limit SD-Card speed to DDR50
Werner Zeh
2019-05-06
1
-0
/
+20
*
mb/siemens/mc_apl4: Remove usage of external RTC
Werner Zeh
2019-04-15
2
-16
/
+1
*
mb/siemens/mc_apl1: Enable HDA in devicetree for all mainboard variants
Werner Zeh
2019-04-15
5
-5
/
+5
*
siemens/mc_apl5: Remove reduced clock rate for I2C0
Mario Scheithauer
2019-04-08
1
-12
/
+0
*
siemens/mc_apl4: Provide CLK on APL Pin PMU_SUSCLK
Uwe Poeche
2019-04-04
1
-1
/
+2
*
mb/siemens/mc_apl1: use comment in Kconfig.name
Thomas Heijligen
2019-03-21
1
-0
/
+2
*
mb/mc_apl1/variants/mc_apl5: Drop unused '#include <lib.h>'
Elyes HAOUAS
2019-03-15
1
-1
/
+0
*
mb/siemens/{mc_apl1,mc_tcu3}: Fix typo on "Display"
Elyes HAOUAS
2019-03-06
3
-3
/
+3
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
1
-0
/
+1
*
arch/io.h: Add missing includes
Kyösti Mälkki
2019-03-04
1
-0
/
+1
*
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-03-01
1
-0
/
+1
*
siemens/mc_apl4: Enable HW SPI TPM on mainboard mc_apl4
Uwe Poeche
2019-02-13
2
-1
/
+8
*
siemens/mc_apl2: Remove double entry from devicetree
Mario Scheithauer
2019-02-13
1
-1
/
+0
*
mb/siemens/mc_apl1: Enable VTD for mc_apl2 and mc_apl5
Werner Zeh
2019-02-05
2
-0
/
+6
*
siemens/mc_apl2: Change SERIRQ mode
Mario Scheithauer
2019-01-30
1
-1
/
+0
*
siemens/mc_apl2: Correct whitespace of devicetree
Mario Scheithauer
2019-01-30
1
-10
/
+10
*
siemens/mc_apl2: Activate TPM support
Mario Scheithauer
2019-01-30
3
-2
/
+10
*
siemens/mc_apl4: Change UART_FOR_CONSOLE index
Mario Scheithauer
2019-01-16
1
-0
/
+3
*
siemens/mc_apl1: Use INTEL_LPSS_UART_FOR_CONSOLE
Mario Scheithauer
2019-01-11
1
-0
/
+4
*
siemens/mc_apl4: Enable RTC RX6110SA on this mainboard
Uwe Poeche
2018-12-17
2
-1
/
+16
*
siemens/mc_apl4: Enable LVDS Display on mc_apl4
Uwe Poeche
2018-12-17
4
-0
/
+299
*
siemens/mc_apl4: Add GPIO configuration
Uwe Poeche
2018-12-17
2
-0
/
+392
*
cpu/intel/common: Use a common acpi/cpu.asl file
Arthur Heymans
2018-11-30
1
-1
/
+1
*
siemens/mc_apl5: Disable PCI clock outputs on XIO bridges
Mario Scheithauer
2018-11-29
1
-5
/
+16
*
siemens/mc_apl5: Set bus master bit for on-board PCI device
Mario Scheithauer
2018-11-29
1
-0
/
+10
*
siemens/mc_apl5: Enable SDCARD
Mario Scheithauer
2018-11-29
1
-1
/
+1
*
siemens/mc_apl5: Adjust the settings for the PCIe root ports
Mario Scheithauer
2018-11-27
1
-12
/
+12
*
siemens/mc_apl1/variants/mc_apl*: Remove unneeded PTN read
Mario Scheithauer
2018-11-26
2
-12
/
+0
*
siemens/mc_apl4: Set CPU clock to minimum ratio
Werner Zeh
2018-11-23
1
-0
/
+1
*
mb: Set coreboot as DSDT's manufacturer model ID
Elyes HAOUAS
2018-11-23
1
-2
/
+3
*
ACPI: Fix DSDT's revision field
Elyes HAOUAS
2018-11-21
1
-1
/
+1
*
siemens/mc_apl5: Add new mainboard variant mc_apl5
Mario Scheithauer
2018-11-18
8
-0
/
+517
*
mb/siemens/mc_apl1/variants/mc_apl*: Remove unused BOARD_SIEMENS_MC_APL*_VAR
Elyes HAOUAS
2018-11-16
4
-4
/
+4
*
src: Remove unneeded include <lib.h>
Elyes HAOUAS
2018-11-16
2
-2
/
+0
*
mb/*/*/Kconfig: Use CONFIG_VARIANT_DIR for devicetree
Peter Lemenkov
2018-11-16
5
-16
/
+4
*
siemens/mc_apl4: Clean up ramstage
Mario Scheithauer
2018-11-16
3
-104
/
+0
*
siemens/mc_apl4: Overwrite swizzle data for LPDDR4
Mario Scheithauer
2018-11-16
2
-0
/
+70
*
siemens/mc_apl4: Enable SDCARD
Mario Scheithauer
2018-11-12
1
-1
/
+1
*
siemens/mc_apl4: Remove external RTC from I2C0
Mario Scheithauer
2018-11-12
1
-21
/
+7
*
siemens/mc_apl4: Enable all PCIe root ports
Mario Scheithauer
2018-11-12
1
-6
/
+6
*
siemens/mc_apl4: Remove reduced clock rate for I2C0
Mario Scheithauer
2018-11-12
1
-12
/
+0
*
siemens/mc_apl4: Disable CLKREQ of PCIe root ports
Mario Scheithauer
2018-11-12
1
-5
/
+6
*
siemens/mc_apl3: Disable PCI clock outputs on XIO bridges
Mario Scheithauer
2018-11-12
1
-5
/
+17
[next]