summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/sandybridge
Commit message (Expand)AuthorAgeFilesLines
* ChromeOS: Remove oprom_is_loadedKyösti Mälkki2014-05-011-1/+4
* Declare recovery and developer modes outside ChromeOSKyösti Mälkki2014-05-011-5/+1
* console: Move newline translation outside console_tx_byteKyösti Mälkki2014-04-091-1/+1
* console: Fix includesKyösti Mälkki2014-03-041-0/+1
* intel/sandybridge: add PCI IDs for 6-Series PCHChris Douglass2014-03-011-1/+26
* Remove CACHE_ROM.Vladimir Serbinenko2014-02-251-2/+0
* intel/*/acpi: Increase range length of MCHBAR buffer to 32 kBPaul Menzel2014-02-241-1/+1
* sandy/ivy: Fix mrc.cache file in CBFSKyösti Mälkki2014-02-171-1/+3
* MTRR: Mark all prefetchable resources as WRCOMB.Vladimir Serbinenko2014-02-061-18/+1
* nb/sandybridge: Move MRC cache above mrc.binAlexandru Gagniuc2014-01-241-1/+1
* sandybridge/igd: Add brightness register descriptionsVladimir Serbinenko2014-01-211-0/+17
* Intel (sandy/ivy): Avoid calling cbmem_initialize() twiceKyösti Mälkki2014-01-152-6/+2
* CBMEM intel: Define get_top_of_ram() once per chipsetKyösti Mälkki2014-01-154-14/+33
* sandybridge: Allow skipping mrc.cacheVladimir Serbinenko2014-01-152-1/+5
* sandybridge: Use calls rather than asm to call to MRC.Vladimir Serbinenko2014-01-121-5/+3
* lib/cbfs_core.c: Supply size of file as well in cbfs_get_file_contentVladimir Serbinenko2014-01-122-6/+5
* MRC cache: determine flash size on runtimeVladimir Serbinenko2014-01-061-4/+4
* usbdebug: Add option to disable console for romstageKyösti Mälkki2013-12-231-1/+1
* Add DDR refresh config to pei data structure.Shawn Nematbakhsh2013-12-011-0/+8
* Revert "CBMEM: Always have early initialisation"Kyösti Mälkki2013-10-141-0/+2
* CBMEM: Always have early initialisationKyösti Mälkki2013-09-211-2/+0
* CBMEM x86: Unify get_cbmem_toc()Kyösti Mälkki2013-09-112-13/+0
* CBMEM: Unify get_top_of_ram()Kyösti Mälkki2013-09-112-2/+1
* CBMEM northbridges: Remove references to global high_tables_baseKyösti Mälkki2013-09-111-3/+1
* Sandybridge/Ivybridge: Unify and fix Kconfig defaultsStefan Reinauer2013-08-291-51/+2
* intel/sandybridge intel/bd82x6x: remove explicit pcie config accessesKyösti Mälkki2013-08-091-11/+11
* Drop unused EXTERNAL_MRC_BLOBStefan Reinauer2013-07-311-4/+0
* usbdebug: Move ehci_debug_info allocationKyösti Mälkki2013-07-101-1/+1
* Drop some duplicates of PCI-e config functionsKyösti Mälkki2013-07-103-91/+0
* Fix MMCONF_SUPPORT_DEFAULT for ramstageKyösti Mälkki2013-07-101-5/+1
* intel/sandybridge intel/ivybridge: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki2013-07-043-2/+34
* Intel GM45, 945, Sandy Bridge: Unify `delay.c` and `udelay.c`Paul Menzel2013-07-021-2/+2
* Add support to enable/disable builtin GbE (again)Stefan Reinauer2013-06-283-8/+3
* Revert "Add support to enable/disable builtin GbE"Kyösti Mälkki2013-06-271-2/+1
* intel/sandybridge: Locate CBMEM TOC early in ramstageKyösti Mälkki2013-06-221-0/+15
* Add support to enable/disable builtin GbEStefan Reinauer2013-06-211-1/+2
* sandybridge: Store MRC cache in CBFSPatrick Georgi2013-06-202-2/+12
* Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich2013-06-041-8/+0
* Intel GM45, 945, SNB: Move `multiply_to_tsc()` to `tsc.h`Ronald G. Minnich2013-05-251-13/+0
* Intel Sandy Bridge: udelay.c: Change comparison from <= to <Paul Menzel2013-05-231-1/+1
* boot: remove cbmem_post_handling()Aaron Durbin2013-05-013-8/+7
* sandybridge: enable ROM cachingAaron Durbin2013-04-031-0/+3
* sandybridge: add option to mark graphics memory write-combining.Aaron Durbin2013-03-292-1/+26
* x86: add new mtrr implementationAaron Durbin2013-03-291-14/+2
* resources: introduce reserved_ram_resource()Aaron Durbin2013-03-231-2/+6
* x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer2013-03-224-4/+0
* Google Link: Add remaining code to support native graphicsRonald G. Minnich2013-03-151-8/+39
* Add Intel Panther Point USB3 initializationMarc Jones2013-03-091-1/+11
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-0115-15/+15
* Drop CONFIG_WRITE_HIGH_TABLESStefan Reinauer2013-02-281-2/+0