summaryrefslogtreecommitdiffstats
path: root/src/soc/amd
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/stoneyridge: Add ACPI device name lookupMarc Jones2018-06-011-0/+12
* soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE)Nico Huber2018-05-311-1/+1
* src/soc: Add and update license headersMartin Roth2018-05-292-5/+29
* grunt: Wire up the EC SMI handlerRaul E Rangel2018-05-271-0/+1
* amd: Don't call halt() when in SMMRaul E Rangel2018-05-271-1/+8
* stoneyridge GPIO: Create and use PAD_INT for interrupt pinsRichard Spiegel2018-05-275-58/+395
* soc/amd/stoneyridge: Increment boot_count on non-S3 bootsDaniel Kurtz2018-05-251-0/+3
* soc/amd/stoneyridge: Record ACPI Wake events in ELOGDaniel Kurtz2018-05-251-0/+4
* mb/google/kahlee/dsdt.asl: Add method _SWSRichard Spiegel2018-05-231-0/+32
* stoneyridge: Store wake parameters in NVSRichard Spiegel2018-05-232-0/+39
* soc/amd/common/block/pci: Get rid of device_tElyes HAOUAS2018-05-231-2/+2
* soc/amd/stoneyridge/: Get rid of device_tElyes HAOUAS2018-05-238-39/+39
* amd/stoneyridge: Increase SMM reserved memoryMarshall Dawson2018-05-221-1/+1
* bootblock: Allow more timestamps in bootblock_main_with_timestamp()Julius Werner2018-05-221-1/+1
* cpu/x86: Add support to run function on single APSubrata Banik2018-05-191-2/+4
* soc/amd/stoneyridge: Support ACPI USB code generationDuncan Laurie2018-05-184-2/+52
* cpu/x86: Add support to run function with argument over APsSubrata Banik2018-05-142-5/+5
* grunt: use stage cache when waking from S3Raul E Rangel2018-05-141-4/+17
* vendorcode/amd/pi/00670F00: Control which procedure buildsRichard Spiegel2018-05-091-0/+7
* amd/common/pi: Insert missing newline in printkMarshall Dawson2018-05-081-1/+1
* {mb,nb,soc}: Remove references to pci_bus_default_ops()Nico Huber2018-05-081-1/+0
* soc/amd/stonyridge: Add misc deviceAkshu Agrawal2018-05-041-0/+14
* soc/amd/stoneyridge: Remove USB30PortInit settingMartin Roth2018-05-041-3/+0
* soc/amd/stoneyridge: remove sb_set_readspeed functionMarc Jones2018-05-022-10/+0
* soc/amd/stoneyridge/gpio.c: Fix gpio_output()Richard Spiegel2018-04-301-0/+1
* soc/amd/stoneyridge/include/soc/smi.h: Fix name collisionRichard Spiegel2018-04-271-4/+4
* soc/amd/stoneyridge: Enable CMOS VBNV backup to flashMarc Jones2018-04-272-0/+6
* soc/amd/common/block/include/amdblocks/psp.h: Replace todo messageRichard Spiegel2018-04-261-4/+9
* soc/amd/stoneyridge: Fix smi_write32 arg order in disable_all_smi_statusDaniel Kurtz2018-04-261-6/+6
* soc/amd/stoneyridge: Static constify smi_sourcesDaniel Kurtz2018-04-261-1/+1
* soc/amd/stoneyridge: Add additional early LPC and SPI initMarc Jones2018-04-252-0/+23
* soc/amd/common/block/pi/amd_late_init.c: Fix illegal memory accessRichard Spiegel2018-04-241-3/+1
* compiler.h: add __weak macroAaron Durbin2018-04-245-8/+13
* drivers/spi: reduce confusion in the APIAaron Durbin2018-04-231-2/+7
* pci: Move inline PCI functions to pci_ops.hPatrick Rudolph2018-04-204-0/+4
* soc/amd/stoneyridge/include/soc/southbridge.c: Rename gpio structureRichard Spiegel2018-04-202-5/+3
* soc/amd/common/block/pi/heapmanager.c: Simplify codeRichard Spiegel2018-04-191-86/+114
* soc/amd/stoneyridge/include/soc/gpio.h: Remove vendor code referenceRichard Spiegel2018-04-181-12/+9
* soc/amd/stoneyridge/northbridge.c: Fix bit definitionsRichard Spiegel2018-04-162-3/+7
* soc/amd/stoneyridge/lpc.c: Fix bit definitionsRichard Spiegel2018-04-162-4/+17
* soc/amd/stoneyridge: add a romstage hook for mainboardsMartin Roth2018-04-132-0/+29
* include/memory_info.h: Change serial number field from 5 bytes to 4Raul E Rangel2018-04-121-18/+8
* soc/amd: Fix generating SMBIOS Type 17Raul E Rangel2018-04-111-11/+33
* src/amd/stoneyridge: Fix a typo (EDGEL_TRIG -> EDGE_TRIG)Jonathan Neuschäfer2018-04-111-1/+1
* amd/stoneyridge: Reorder temp mtrr for flashMarshall Dawson2018-04-111-4/+3
* soc/amd/stoneyridege: Create AP jump structureRichard Spiegel2018-04-105-27/+115
* soc/amd: Add "halt this AP" callback to romstageRichard Spiegel2018-04-102-0/+4
* amd/stoneyridge: Add GNB IOAPIC initMarc Jones2018-04-091-0/+10
* amd/common/block/pi: Make agesa_heap_base() staticMarshall Dawson2018-04-062-3/+1
* amd/stoneyridge: Use defined value for SPI flash MTRRMarshall Dawson2018-04-062-1/+13
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-16 23:21:10 +0000