summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/broadwell
Commit message (Expand)AuthorAgeFilesLines
* */Makefile: Always build enable_usbdebug.cArthur Heymans2019-11-181-3/+3
* soc/intel/broadwell: Use common sb code for SPI lockdown configurationArthur Heymans2019-11-102-51/+3
* soc/intel/broadwell: Don't reinitialize SPI after lockdownArthur Heymans2019-11-102-25/+0
* soc/intel/broadwell: Use common INTEL_SB SPI codeArthur Heymans2019-11-104-699/+1
* soc/intel/broadwell: Use common SB RTC codeArthur Heymans2019-11-104-35/+3
* arch/x86: Replace some __SMM__ guardsKyösti Mälkki2019-11-091-3/+3
* ELOG: Avoid some preprocessor useKyösti Mälkki2019-11-091-3/+1
* ELOG: Introduce elog_gsmi variantsKyösti Mälkki2019-11-091-11/+4
* sb,soc/intel: Reduce preprocessor use with ME debuggingKyösti Mälkki2019-11-083-22/+14
* arch/x86: Drop some __SMM__ guardsKyösti Mälkki2019-11-082-4/+1
* sb/intel: Use defined CONFIG_HPET_ADDRESSElyes HAOUAS2019-11-041-4/+4
* soc/intel: Remove unused codePatrick Rudolph2019-11-042-32/+0
* soc/intel/broadwell: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-041-38/+1
* intel/broadwell: Switch to TSC_MONOTONIC_TIMERKyösti Mälkki2019-11-033-64/+1
* cpu/x86/tsc: Flip and rename TSC_CONSTANT_RATE to UNKNOWN_TSC_RATEKyösti Mälkki2019-11-031-1/+0
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-22/+0
* lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans2019-11-011-1/+1
* src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS2019-10-281-1/+0
* soc/intel: Drop wrong _ADR objectsElyes HAOUAS2019-10-251-1/+0
* intel/broadwell: Hook libgfxinit upNico Huber2019-10-161-0/+7
* intel/broadwell: Implement proper backlight PWM configNico Huber2019-10-162-10/+33
* device: Use scan_static_bus() over scan_lpc_bus()Nico Huber2019-10-081-1/+1
* soc/intel: Replace config_of_path() with config_of_soc()Kyösti Mälkki2019-10-023-4/+4
* intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki2019-10-011-4/+4
* src/soc: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-151-1/+0
* intel/broadwell: Replace some __PRE_RAM__ useKyösti Mälkki2019-09-131-1/+1
* drivers/elog: Add elog_boot_notify()Kyösti Mälkki2019-09-131-4/+2
* intel/broadwell: Use smm_subregion()Kyösti Mälkki2019-08-285-61/+23
* intel/haswell,broadwell: Rename EMRR to PRMRRKyösti Mälkki2019-08-283-36/+36
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+0
* arch/x86: Add <arch/romstage.h>Kyösti Mälkki2019-08-221-1/+1
* src: Remove variable length arraysJacob Garber2019-08-201-4/+5
* devicetree: Remove duplicate chip_ops declarationsKyösti Mälkki2019-08-201-2/+0
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-1/+1
* intel/smm: Define struct ied_header just onceKyösti Mälkki2019-08-151-5/+0
* soc/intel: Rename some SMM support functionsKyösti Mälkki2019-08-154-24/+9
* arch/x86: Add postcar_frame_common_mtrrs()Kyösti Mälkki2019-08-151-6/+0
* cpu/intel: Refactor platform_enter_postcar()Kyösti Mälkki2019-08-151-12/+4
* cpu/x86: Separate save_state struct headersKyösti Mälkki2019-08-132-0/+2
* arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki2019-08-111-1/+0
* arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki2019-08-111-1/+0
* lib/stage_cache: Refactor Kconfig optionsKyösti Mälkki2019-08-081-1/+0
* intel/baytrail,broadwell: Move stage cache support functionKyösti Mälkki2019-08-033-35/+16
* soc/intel/{broad,cannon,sky}: Fix possible out-of-bounds readsJacob Garber2019-07-301-2/+2
* soc/intel: Guard remaining SA_DEV_ROOT definitionKyösti Mälkki2019-07-251-0/+2
* soc/intel/broadwell: Fix case of SA_DEV_ROOTKyösti Mälkki2019-07-251-0/+2
* soc/intel/broadwell: Change variable back to u32Jacob Garber2019-07-221-1/+2
* soc/intel: Expand SA_DEV_ROOT for ramstageKyösti Mälkki2019-07-215-16/+21
* soc/intel: Use config_of()Kyösti Mälkki2019-07-188-24/+18
* soc/intel: Use config_of_path(SA_DEVFN_ROOT)Kyösti Mälkki2019-07-183-7/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-20 19:09:31 +0000